// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * This code is derived from the VIA reference driver (copyright message
 * below) provided to Red Hat by VIA Networking Technologies, Inc. for
 * addition to the Linux kernel.
 *
 * The code has been merged into one source file, cleaned up to follow
 * Linux coding style,  ported to the Linux 2.6 kernel tree and cleaned
 * for 64bit hardware platforms.
 *
 * TODO
 *      rx_copybreak/alignment
 *      More testing
 *
 * The changes are (c) Copyright 2004, Red Hat Inc. <alan@lxorguk.ukuu.org.uk>
 * Additional fixes and clean up: Francois Romieu
 *
 * This source has not been verified for use in safety critical systems.
 *
 * Please direct queries about the revamped driver to the linux-kernel
 * list not VIA.
 *
 * Original code:
 *
 * Copyright (c) 1996, 2003 VIA Networking Technologies, Inc.
 * All rights reserved.
 *
 * Author: Chuang Liang-Shing, AJ Jiang
 *
 * Date: Jan 24, 2003
 *
 * MODULE_LICENSE("GPL");
 */

#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/module.h>
#include <linux/types.h>
#include <linux/bitops.h>
#include <linux/init.h>
#include <linux/dma-mapping.h>
#include <linux/mm.h>
#include <linux/errno.h>
#include <linux/ioport.h>
#include <linux/pci.h>
#include <linux/kernel.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/skbuff.h>
#include <linux/delay.h>
#include <linux/timer.h>
#include <linux/slab.h>
#include <linux/interrupt.h>
#include <linux/string.h>
#include <linux/wait.h>
#include <linux/io.h>
#include <linux/if.h>
#include <linux/uaccess.h>
#include <linux/proc_fs.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/of_irq.h>
#include <linux/inetdevice.h>
#include <linux/platform_device.h>
#include <linux/reboot.h>
#include <linux/ethtool.h>
#include <linux/mii.h>
#include <linux/in.h>
#include <linux/if_arp.h>
#include <linux/if_vlan.h>
#include <linux/ip.h>
#include <linux/tcp.h>
#include <linux/udp.h>
#include <linux/crc-ccitt.h>
#include <linux/crc32.h>

#include "via-velocity.h"

enum velocity_bus_type {
        BUS_PCI,
        BUS_PLATFORM,
};

static int velocity_nics;

static void velocity_set_power_state(struct velocity_info *vptr, char state)
{
        void *addr = vptr->mac_regs;

        if (vptr->pdev)
                pci_set_power_state(vptr->pdev, state);
        else
                writeb(state, addr + 0x154);
}

/**
 *      mac_get_cam_mask        -       Read a CAM mask
 *      @regs: register block for this velocity
 *      @mask: buffer to store mask
 *
 *      Fetch the mask bits of the selected CAM and store them into the
 *      provided mask buffer.
 */
static void mac_get_cam_mask(struct mac_regs __iomem *regs, u8 *mask)
{
        int i;

        /* Select CAM mask */
        BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);

        writeb(0, &regs->CAMADDR);

        /* read mask */
        for (i = 0; i < 8; i++)
                *mask++ = readb(&(regs->MARCAM[i]));

        /* disable CAMEN */
        writeb(0, &regs->CAMADDR);

        /* Select mar */
        BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
}

/**
 *      mac_set_cam_mask        -       Set a CAM mask
 *      @regs: register block for this velocity
 *      @mask: CAM mask to load
 *
 *      Store a new mask into a CAM
 */
static void mac_set_cam_mask(struct mac_regs __iomem *regs, u8 *mask)
{
        int i;
        /* Select CAM mask */
        BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);

        writeb(CAMADDR_CAMEN, &regs->CAMADDR);

        for (i = 0; i < 8; i++)
                writeb(*mask++, &(regs->MARCAM[i]));

        /* disable CAMEN */
        writeb(0, &regs->CAMADDR);

        /* Select mar */
        BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
}

static void mac_set_vlan_cam_mask(struct mac_regs __iomem *regs, u8 *mask)
{
        int i;
        /* Select CAM mask */
        BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);

        writeb(CAMADDR_CAMEN | CAMADDR_VCAMSL, &regs->CAMADDR);

        for (i = 0; i < 8; i++)
                writeb(*mask++, &(regs->MARCAM[i]));

        /* disable CAMEN */
        writeb(0, &regs->CAMADDR);

        /* Select mar */
        BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
}

/**
 *      mac_set_cam     -       set CAM data
 *      @regs: register block of this velocity
 *      @idx: Cam index
 *      @addr: 2 or 6 bytes of CAM data
 *
 *      Load an address or vlan tag into a CAM
 */
static void mac_set_cam(struct mac_regs __iomem *regs, int idx, const u8 *addr)
{
        int i;

        /* Select CAM mask */
        BYTE_REG_BITS_SET(CAMCR_PS_CAM_DATA, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);

        idx &= (64 - 1);

        writeb(CAMADDR_CAMEN | idx, &regs->CAMADDR);

        for (i = 0; i < 6; i++)
                writeb(*addr++, &(regs->MARCAM[i]));

        BYTE_REG_BITS_ON(CAMCR_CAMWR, &regs->CAMCR);

        udelay(10);

        writeb(0, &regs->CAMADDR);

        /* Select mar */
        BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
}

static void mac_set_vlan_cam(struct mac_regs __iomem *regs, int idx,
                             const u8 *addr)
{

        /* Select CAM mask */
        BYTE_REG_BITS_SET(CAMCR_PS_CAM_DATA, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);

        idx &= (64 - 1);

        writeb(CAMADDR_CAMEN | CAMADDR_VCAMSL | idx, &regs->CAMADDR);
        writew(*((u16 *) addr), &regs->MARCAM[0]);

        BYTE_REG_BITS_ON(CAMCR_CAMWR, &regs->CAMCR);

        udelay(10);

        writeb(0, &regs->CAMADDR);

        /* Select mar */
        BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
}


/**
 *      mac_wol_reset   -       reset WOL after exiting low power
 *      @regs: register block of this velocity
 *
 *      Called after we drop out of wake on lan mode in order to
 *      reset the Wake on lan features. This function doesn't restore
 *      the rest of the logic from the result of sleep/wakeup
 */
static void mac_wol_reset(struct mac_regs __iomem *regs)
{

        /* Turn off SWPTAG right after leaving power mode */
        BYTE_REG_BITS_OFF(STICKHW_SWPTAG, &regs->STICKHW);
        /* clear sticky bits */
        BYTE_REG_BITS_OFF((STICKHW_DS1 | STICKHW_DS0), &regs->STICKHW);

        BYTE_REG_BITS_OFF(CHIPGCR_FCGMII, &regs->CHIPGCR);
        BYTE_REG_BITS_OFF(CHIPGCR_FCMODE, &regs->CHIPGCR);
        /* disable force PME-enable */
        writeb(WOLCFG_PMEOVR, &regs->WOLCFGClr);
        /* disable power-event config bit */
        writew(0xFFFF, &regs->WOLCRClr);
        /* clear power status */
        writew(0xFFFF, &regs->WOLSRClr);
}

static const struct ethtool_ops velocity_ethtool_ops;

/*
    Define module options
*/

MODULE_AUTHOR("VIA Networking Technologies, Inc.");
MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("VIA Networking Velocity Family Gigabit Ethernet Adapter Driver");

#define VELOCITY_PARAM(N, D) \
        static int N[MAX_UNITS] = OPTION_DEFAULT;\
        module_param_array(N, int, NULL, 0); \
        MODULE_PARM_DESC(N, D);

#define RX_DESC_MIN     64
#define RX_DESC_MAX     255
#define RX_DESC_DEF     64
VELOCITY_PARAM(RxDescriptors, "Number of receive descriptors");

#define TX_DESC_MIN     16
#define TX_DESC_MAX     256
#define TX_DESC_DEF     64
VELOCITY_PARAM(TxDescriptors, "Number of transmit descriptors");

#define RX_THRESH_MIN   0
#define RX_THRESH_MAX   3
#define RX_THRESH_DEF   0
/* rx_thresh[] is used for controlling the receive fifo threshold.
   0: indicate the rxfifo threshold is 128 bytes.
   1: indicate the rxfifo threshold is 512 bytes.
   2: indicate the rxfifo threshold is 1024 bytes.
   3: indicate the rxfifo threshold is store & forward.
*/
VELOCITY_PARAM(rx_thresh, "Receive fifo threshold");

#define DMA_LENGTH_MIN  0
#define DMA_LENGTH_MAX  7
#define DMA_LENGTH_DEF  6

/* DMA_length[] is used for controlling the DMA length
   0: 8 DWORDs
   1: 16 DWORDs
   2: 32 DWORDs
   3: 64 DWORDs
   4: 128 DWORDs
   5: 256 DWORDs
   6: SF(flush till emply)
   7: SF(flush till emply)
*/
VELOCITY_PARAM(DMA_length, "DMA length");

#define IP_ALIG_DEF     0
/* IP_byte_align[] is used for IP header DWORD byte aligned
   0: indicate the IP header won't be DWORD byte aligned.(Default) .
   1: indicate the IP header will be DWORD byte aligned.
      In some environment, the IP header should be DWORD byte aligned,
      or the packet will be droped when we receive it. (eg: IPVS)
*/
VELOCITY_PARAM(IP_byte_align, "Enable IP header dword aligned");

#define FLOW_CNTL_DEF   1
#define FLOW_CNTL_MIN   1
#define FLOW_CNTL_MAX   5

/* flow_control[] is used for setting the flow control ability of NIC.
   1: hardware deafult - AUTO (default). Use Hardware default value in ANAR.
   2: enable TX flow control.
   3: enable RX flow control.
   4: enable RX/TX flow control.
   5: disable
*/
VELOCITY_PARAM(flow_control, "Enable flow control ability");

#define MED_LNK_DEF 0
#define MED_LNK_MIN 0
#define MED_LNK_MAX 5
/* speed_duplex[] is used for setting the speed and duplex mode of NIC.
   0: indicate autonegotiation for both speed and duplex mode
   1: indicate 100Mbps half duplex mode
   2: indicate 100Mbps full duplex mode
   3: indicate 10Mbps half duplex mode
   4: indicate 10Mbps full duplex mode
   5: indicate 1000Mbps full duplex mode

   Note:
   if EEPROM have been set to the force mode, this option is ignored
   by driver.
*/
VELOCITY_PARAM(speed_duplex, "Setting the speed and duplex mode");

#define WOL_OPT_DEF     0
#define WOL_OPT_MIN     0
#define WOL_OPT_MAX     7
/* wol_opts[] is used for controlling wake on lan behavior.
   0: Wake up if recevied a magic packet. (Default)
   1: Wake up if link status is on/off.
   2: Wake up if recevied an arp packet.
   4: Wake up if recevied any unicast packet.
   Those value can be sumed up to support more than one option.
*/
VELOCITY_PARAM(wol_opts, "Wake On Lan options");

static int rx_copybreak = 200;
module_param(rx_copybreak, int, 0644);
MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");

/*
 *      Internal board variants. At the moment we have only one
 */
static struct velocity_info_tbl chip_info_table[] = {
        {CHIP_TYPE_VT6110, "VIA Networking Velocity Family Gigabit Ethernet Adapter", 1, 0x00FFFFFFUL},
        { }
};

/*
 *      Describe the PCI device identifiers that we support in this
 *      device driver. Used for hotplug autoloading.
 */

static const struct pci_device_id velocity_pci_id_table[] = {
        { PCI_DEVICE(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_612X) },
        { }
};

MODULE_DEVICE_TABLE(pci, velocity_pci_id_table);

/*
 *      Describe the OF device identifiers that we support in this
 *      device driver. Used for devicetree nodes.
 */
static const struct of_device_id velocity_of_ids[] = {
        { .compatible = "via,velocity-vt6110", .data = &chip_info_table[0] },
        { /* Sentinel */ },
};
MODULE_DEVICE_TABLE(of, velocity_of_ids);

/**
 *      get_chip_name   -       identifier to name
 *      @chip_id: chip identifier
 *
 *      Given a chip identifier return a suitable description. Returns
 *      a pointer a static string valid while the driver is loaded.
 */
static const char *get_chip_name(enum chip_type chip_id)
{
        int i;
        for (i = 0; chip_info_table[i].name != NULL; i++)
                if (chip_info_table[i].chip_id == chip_id)
                        break;
        return chip_info_table[i].name;
}

/**
 *      velocity_set_int_opt    -       parser for integer options
 *      @opt: pointer to option value
 *      @val: value the user requested (or -1 for default)
 *      @min: lowest value allowed
 *      @max: highest value allowed
 *      @def: default value
 *      @name: property name
 *
 *      Set an integer property in the module options. This function does
 *      all the verification and checking as well as reporting so that
 *      we don't duplicate code for each option.
 */
static void velocity_set_int_opt(int *opt, int val, int min, int max, int def,
                                 char *name)
{
        if (val == -1)
                *opt = def;
        else if (val < min || val > max) {
                pr_notice("the value of parameter %s is invalid, the valid range is (%d-%d)\n",
                          name, min, max);
                *opt = def;
        } else {
                pr_info("set value of parameter %s to %d\n", name, val);
                *opt = val;
        }
}

/**
 *      velocity_set_bool_opt   -       parser for boolean options
 *      @opt: pointer to option value
 *      @val: value the user requested (or -1 for default)
 *      @def: default value (yes/no)
 *      @flag: numeric value to set for true.
 *      @name: property name
 *
 *      Set a boolean property in the module options. This function does
 *      all the verification and checking as well as reporting so that
 *      we don't duplicate code for each option.
 */
static void velocity_set_bool_opt(u32 *opt, int val, int def, u32 flag,
                                  char *name)
{
        (*opt) &= (~flag);
        if (val == -1)
                *opt |= (def ? flag : 0);
        else if (val < 0 || val > 1) {
                pr_notice("the value of parameter %s is invalid, the valid range is (%d-%d)\n",
                          name, 0, 1);
                *opt |= (def ? flag : 0);
        } else {
                pr_info("set parameter %s to %s\n",
                        name, val ? "TRUE" : "FALSE");
                *opt |= (val ? flag : 0);
        }
}

/**
 *      velocity_get_options    -       set options on device
 *      @opts: option structure for the device
 *      @index: index of option to use in module options array
 *
 *      Turn the module and command options into a single structure
 *      for the current device
 */
static void velocity_get_options(struct velocity_opt *opts, int index)
{

        velocity_set_int_opt(&opts->rx_thresh, rx_thresh[index],
                             RX_THRESH_MIN, RX_THRESH_MAX, RX_THRESH_DEF,
                             "rx_thresh");
        velocity_set_int_opt(&opts->DMA_length, DMA_length[index],
                             DMA_LENGTH_MIN, DMA_LENGTH_MAX, DMA_LENGTH_DEF,
                             "DMA_length");
        velocity_set_int_opt(&opts->numrx, RxDescriptors[index],
                             RX_DESC_MIN, RX_DESC_MAX, RX_DESC_DEF,
                             "RxDescriptors");
        velocity_set_int_opt(&opts->numtx, TxDescriptors[index],
                             TX_DESC_MIN, TX_DESC_MAX, TX_DESC_DEF,
                             "TxDescriptors");

        velocity_set_int_opt(&opts->flow_cntl, flow_control[index],
                             FLOW_CNTL_MIN, FLOW_CNTL_MAX, FLOW_CNTL_DEF,
                             "flow_control");
        velocity_set_bool_opt(&opts->flags, IP_byte_align[index],
                              IP_ALIG_DEF, VELOCITY_FLAGS_IP_ALIGN,
                              "IP_byte_align");
        velocity_set_int_opt((int *) &opts->spd_dpx, speed_duplex[index],
                             MED_LNK_MIN, MED_LNK_MAX, MED_LNK_DEF,
                             "Media link mode");
        velocity_set_int_opt(&opts->wol_opts, wol_opts[index],
                             WOL_OPT_MIN, WOL_OPT_MAX, WOL_OPT_DEF,
                             "Wake On Lan options");
        opts->numrx = (opts->numrx & ~3);
}

/**
 *      velocity_init_cam_filter        -       initialise CAM
 *      @vptr: velocity to program
 *
 *      Initialize the content addressable memory used for filters. Load
 *      appropriately according to the presence of VLAN
 */
static void velocity_init_cam_filter(struct velocity_info *vptr)
{
        struct mac_regs __iomem *regs = vptr->mac_regs;
        unsigned int vid, i = 0;

        /* Turn on MCFG_PQEN, turn off MCFG_RTGOPT */
        WORD_REG_BITS_SET(MCFG_PQEN, MCFG_RTGOPT, &regs->MCFG);
        WORD_REG_BITS_ON(MCFG_VIDFR, &regs->MCFG);

        /* Disable all CAMs */
        memset(vptr->vCAMmask, 0, sizeof(u8) * 8);
        memset(vptr->mCAMmask, 0, sizeof(u8) * 8);
        mac_set_vlan_cam_mask(regs, vptr->vCAMmask);
        mac_set_cam_mask(regs, vptr->mCAMmask);

        /* Enable VCAMs */
        for_each_set_bit(vid, vptr->active_vlans, VLAN_N_VID) {
                mac_set_vlan_cam(regs, i, (u8 *) &vid);
                vptr->vCAMmask[i / 8] |= 0x1 << (i % 8);
                if (++i >= VCAM_SIZE)
                        break;
        }
        mac_set_vlan_cam_mask(regs, vptr->vCAMmask);
}

static int velocity_vlan_rx_add_vid(struct net_device *dev,
                                    __be16 proto, u16 vid)
{
        struct velocity_info *vptr = netdev_priv(dev);

        spin_lock_irq(&vptr->lock);
        set_bit(vid, vptr->active_vlans);
        velocity_init_cam_filter(vptr);
        spin_unlock_irq(&vptr->lock);
        return 0;
}

static int velocity_vlan_rx_kill_vid(struct net_device *dev,
                                     __be16 proto, u16 vid)
{
        struct velocity_info *vptr = netdev_priv(dev);

        spin_lock_irq(&vptr->lock);
        clear_bit(vid, vptr->active_vlans);
        velocity_init_cam_filter(vptr);
        spin_unlock_irq(&vptr->lock);
        return 0;
}

static void velocity_init_rx_ring_indexes(struct velocity_info *vptr)
{
        vptr->rx.dirty = vptr->rx.filled = vptr->rx.curr = 0;
}

/**
 *      velocity_rx_reset       -       handle a receive reset
 *      @vptr: velocity we are resetting
 *
 *      Reset the ownership and status for the receive ring side.
 *      Hand all the receive queue to the NIC.
 */
static void velocity_rx_reset(struct velocity_info *vptr)
{

        struct mac_regs __iomem *regs = vptr->mac_regs;
        int i;

        velocity_init_rx_ring_indexes(vptr);

        /*
         *      Init state, all RD entries belong to the NIC
         */
        for (i = 0; i < vptr->options.numrx; ++i)
                vptr->rx.ring[i].rdesc0.len |= OWNED_BY_NIC;

        writew(vptr->options.numrx, &regs->RBRDU);
        writel(vptr->rx.pool_dma, &regs->RDBaseLo);
        writew(0, &regs->RDIdx);
        writew(vptr->options.numrx - 1, &regs->RDCSize);
}

/**
 *      velocity_get_opt_media_mode     -       get media selection
 *      @vptr: velocity adapter
 *
 *      Get the media mode stored in EEPROM or module options and load
 *      mii_status accordingly. The requested link state information
 *      is also returned.
 */
static u32 velocity_get_opt_media_mode(struct velocity_info *vptr)
{
        u32 status = 0;

        switch (vptr->options.spd_dpx) {
        case SPD_DPX_AUTO:
                status = VELOCITY_AUTONEG_ENABLE;
                break;
        case SPD_DPX_100_FULL:
                status = VELOCITY_SPEED_100 | VELOCITY_DUPLEX_FULL;
                break;
        case SPD_DPX_10_FULL:
                status = VELOCITY_SPEED_10 | VELOCITY_DUPLEX_FULL;
                break;
        case SPD_DPX_100_HALF:
                status = VELOCITY_SPEED_100;
                break;
        case SPD_DPX_10_HALF:
                status = VELOCITY_SPEED_10;
                break;
        case SPD_DPX_1000_FULL:
                status = VELOCITY_SPEED_1000 | VELOCITY_DUPLEX_FULL;
                break;
        }
        vptr->mii_status = status;
        return status;
}

/**
 *      safe_disable_mii_autopoll       -       autopoll off
 *      @regs: velocity registers
 *
 *      Turn off the autopoll and wait for it to disable on the chip
 */
static void safe_disable_mii_autopoll(struct mac_regs __iomem *regs)
{
        u16 ww;

        /*  turn off MAUTO */
        writeb(0, &regs->MIICR);
        for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
                udelay(1);
                if (BYTE_REG_BITS_IS_ON(MIISR_MIDLE, &regs->MIISR))
                        break;
        }
}

/**
 *      enable_mii_autopoll     -       turn on autopolling
 *      @regs: velocity registers
 *
 *      Enable the MII link status autopoll feature on the Velocity
 *      hardware. Wait for it to enable.
 */
static void enable_mii_autopoll(struct mac_regs __iomem *regs)
{
        int ii;

        writeb(0, &(regs->MIICR));
        writeb(MIIADR_SWMPL, &regs->MIIADR);

        for (ii = 0; ii < W_MAX_TIMEOUT; ii++) {
                udelay(1);
                if (BYTE_REG_BITS_IS_ON(MIISR_MIDLE, &regs->MIISR))
                        break;
        }

        writeb(MIICR_MAUTO, &regs->MIICR);

        for (ii = 0; ii < W_MAX_TIMEOUT; ii++) {
                udelay(1);
                if (!BYTE_REG_BITS_IS_ON(MIISR_MIDLE, &regs->MIISR))
                        break;
        }

}

/**
 *      velocity_mii_read       -       read MII data
 *      @regs: velocity registers
 *      @index: MII register index
 *      @data: buffer for received data
 *
 *      Perform a single read of an MII 16bit register. Returns zero
 *      on success or -ETIMEDOUT if the PHY did not respond.
 */
static int velocity_mii_read(struct mac_regs __iomem *regs, u8 index, u16 *data)
{
        u16 ww;

        /*
         *      Disable MIICR_MAUTO, so that mii addr can be set normally
         */
        safe_disable_mii_autopoll(regs);

        writeb(index, &regs->MIIADR);

        BYTE_REG_BITS_ON(MIICR_RCMD, &regs->MIICR);

        for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
                if (!(readb(&regs->MIICR) & MIICR_RCMD))
                        break;
        }

        *data = readw(&regs->MIIDATA);

        enable_mii_autopoll(regs);
        if (ww == W_MAX_TIMEOUT)
                return -ETIMEDOUT;
        return 0;
}

/**
 *      mii_check_media_mode    -       check media state
 *      @regs: velocity registers
 *
 *      Check the current MII status and determine the link status
 *      accordingly
 */
static u32 mii_check_media_mode(struct mac_regs __iomem *regs)
{
        u32 status = 0;
        u16 ANAR;

        if (!MII_REG_BITS_IS_ON(BMSR_LSTATUS, MII_BMSR, regs))
                status |= VELOCITY_LINK_FAIL;

        if (MII_REG_BITS_IS_ON(ADVERTISE_1000FULL, MII_CTRL1000, regs))
                status |= VELOCITY_SPEED_1000 | VELOCITY_DUPLEX_FULL;
        else if (MII_REG_BITS_IS_ON(ADVERTISE_1000HALF, MII_CTRL1000, regs))
                status |= (VELOCITY_SPEED_1000);
        else {
                velocity_mii_read(regs, MII_ADVERTISE, &ANAR);
                if (ANAR & ADVERTISE_100FULL)
                        status |= (VELOCITY_SPEED_100 | VELOCITY_DUPLEX_FULL);
                else if (ANAR & ADVERTISE_100HALF)
                        status |= VELOCITY_SPEED_100;
                else if (ANAR & ADVERTISE_10FULL)
                        status |= (VELOCITY_SPEED_10 | VELOCITY_DUPLEX_FULL);
                else
                        status |= (VELOCITY_SPEED_10);
        }

        if (MII_REG_BITS_IS_ON(BMCR_ANENABLE, MII_BMCR, regs)) {
                velocity_mii_read(regs, MII_ADVERTISE, &ANAR);
                if ((ANAR & (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF))
                    == (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)) {
                        if (MII_REG_BITS_IS_ON(ADVERTISE_1000HALF | ADVERTISE_1000FULL, MII_CTRL1000, regs))
                                status |= VELOCITY_AUTONEG_ENABLE;
                }
        }

        return status;
}

/**
 *      velocity_mii_write      -       write MII data
 *      @regs: velocity registers
 *      @mii_addr: MII register index
 *      @data: 16bit data for the MII register
 *
 *      Perform a single write to an MII 16bit register. Returns zero
 *      on success or -ETIMEDOUT if the PHY did not respond.
 */
static int velocity_mii_write(struct mac_regs __iomem *regs, u8 mii_addr, u16 data)
{
        u16 ww;

        /*
         *      Disable MIICR_MAUTO, so that mii addr can be set normally
         */
        safe_disable_mii_autopoll(regs);

        /* MII reg offset */
        writeb(mii_addr, &regs->MIIADR);
        /* set MII data */
        writew(data, &regs->MIIDATA);

        /* turn on MIICR_WCMD */
        BYTE_REG_BITS_ON(MIICR_WCMD, &regs->MIICR);

        /* W_MAX_TIMEOUT is the timeout period */
        for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
                udelay(5);
                if (!(readb(&regs->MIICR) & MIICR_WCMD))
                        break;
        }
        enable_mii_autopoll(regs);

        if (ww == W_MAX_TIMEOUT)
                return -ETIMEDOUT;
        return 0;
}

/**
 *      set_mii_flow_control    -       flow control setup
 *      @vptr: velocity interface
 *
 *      Set up the flow control on this interface according to
 *      the supplied user/eeprom options.
 */
static void set_mii_flow_control(struct velocity_info *vptr)
{
        /*Enable or Disable PAUSE in ANAR */
        switch (vptr->options.flow_cntl) {
        case FLOW_CNTL_TX:
                MII_REG_BITS_OFF(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs);
                MII_REG_BITS_ON(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs);
                break;

        case FLOW_CNTL_RX:
                MII_REG_BITS_ON(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs);
                MII_REG_BITS_ON(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs);
                break;

        case FLOW_CNTL_TX_RX:
                MII_REG_BITS_ON(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs);
                MII_REG_BITS_OFF(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs);
                break;

        case FLOW_CNTL_DISABLE:
                MII_REG_BITS_OFF(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs);
                MII_REG_BITS_OFF(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs);
                break;
        default:
                break;
        }
}

/**
 *      mii_set_auto_on         -       autonegotiate on
 *      @vptr: velocity
 *
 *      Enable autonegotation on this interface
 */
static void mii_set_auto_on(struct velocity_info *vptr)
{
        if (MII_REG_BITS_IS_ON(BMCR_ANENABLE, MII_BMCR, vptr->mac_regs))
                MII_REG_BITS_ON(BMCR_ANRESTART, MII_BMCR, vptr->mac_regs);
        else
                MII_REG_BITS_ON(BMCR_ANENABLE, MII_BMCR, vptr->mac_regs);
}

static u32 check_connection_type(struct mac_regs __iomem *regs)
{
        u32 status = 0;
        u8 PHYSR0;
        u16 ANAR;
        PHYSR0 = readb(&regs->PHYSR0);

        /*
           if (!(PHYSR0 & PHYSR0_LINKGD))
           status|=VELOCITY_LINK_FAIL;
         */

        if (PHYSR0 & PHYSR0_FDPX)
                status |= VELOCITY_DUPLEX_FULL;

        if (PHYSR0 & PHYSR0_SPDG)
                status |= VELOCITY_SPEED_1000;
        else if (PHYSR0 & PHYSR0_SPD10)
                status |= VELOCITY_SPEED_10;
        else
                status |= VELOCITY_SPEED_100;

        if (MII_REG_BITS_IS_ON(BMCR_ANENABLE, MII_BMCR, regs)) {
                velocity_mii_read(regs, MII_ADVERTISE, &ANAR);
                if ((ANAR & (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF))
                    == (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)) {
                        if (MII_REG_BITS_IS_ON(ADVERTISE_1000HALF | ADVERTISE_1000FULL, MII_CTRL1000, regs))
                                status |= VELOCITY_AUTONEG_ENABLE;
                }
        }

        return status;
}

/**
 *      velocity_set_media_mode         -       set media mode
 *      @vptr: velocity adapter
 *      @mii_status: old MII link state
 *
 *      Check the media link state and configure the flow control
 *      PHY and also velocity hardware setup accordingly. In particular
 *      we need to set up CD polling and frame bursting.
 */
static int velocity_set_media_mode(struct velocity_info *vptr, u32 mii_status)
{
        struct mac_regs __iomem *regs = vptr->mac_regs;

        vptr->mii_status = mii_check_media_mode(vptr->mac_regs);

        /* Set mii link status */
        set_mii_flow_control(vptr);

        if (PHYID_GET_PHY_ID(vptr->phy_id) == PHYID_CICADA_CS8201)
                MII_REG_BITS_ON(AUXCR_MDPPS, MII_NCONFIG, vptr->mac_regs);

        /*
         *      If connection type is AUTO
         */
        if (mii_status & VELOCITY_AUTONEG_ENABLE) {
                netdev_info(vptr->netdev, "Velocity is in AUTO mode\n");
                /* clear force MAC mode bit */
                BYTE_REG_BITS_OFF(CHIPGCR_FCMODE, &regs->CHIPGCR);
                /* set duplex mode of MAC according to duplex mode of MII */
                MII_REG_BITS_ON(ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF, MII_ADVERTISE, vptr->mac_regs);
                MII_REG_BITS_ON(ADVERTISE_1000FULL | ADVERTISE_1000HALF, MII_CTRL1000, vptr->mac_regs);
                MII_REG_BITS_ON(BMCR_SPEED1000, MII_BMCR, vptr->mac_regs);

                /* enable AUTO-NEGO mode */
                mii_set_auto_on(vptr);
        } else {
                u16 CTRL1000;
                u16 ANAR;
                u8 CHIPGCR;

                /*
                 * 1. if it's 3119, disable frame bursting in halfduplex mode
                 *    and enable it in fullduplex mode
                 * 2. set correct MII/GMII and half/full duplex mode in CHIPGCR
                 * 3. only enable CD heart beat counter in 10HD mode
                 */

                /* set force MAC mode bit */
                BYTE_REG_BITS_ON(CHIPGCR_FCMODE, &regs->CHIPGCR);

                CHIPGCR = readb(&regs->CHIPGCR);

                if (mii_status & VELOCITY_SPEED_1000)
                        CHIPGCR |= CHIPGCR_FCGMII;
                else
                        CHIPGCR &= ~CHIPGCR_FCGMII;

                if (mii_status & VELOCITY_DUPLEX_FULL) {
                        CHIPGCR |= CHIPGCR_FCFDX;
                        writeb(CHIPGCR, &regs->CHIPGCR);
                        netdev_info(vptr->netdev,
                                    "set Velocity to forced full mode\n");
                        if (vptr->rev_id < REV_ID_VT3216_A0)
                                BYTE_REG_BITS_OFF(TCR_TB2BDIS, &regs->TCR);
                } else {
                        CHIPGCR &= ~CHIPGCR_FCFDX;
                        netdev_info(vptr->netdev,
                                    "set Velocity to forced half mode\n");
                        writeb(CHIPGCR, &regs->CHIPGCR);
                        if (vptr->rev_id < REV_ID_VT3216_A0)
                                BYTE_REG_BITS_ON(TCR_TB2BDIS, &regs->TCR);
                }

                velocity_mii_read(vptr->mac_regs, MII_CTRL1000, &CTRL1000);
                CTRL1000 &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
                if ((mii_status & VELOCITY_SPEED_1000) &&
                    (mii_status & VELOCITY_DUPLEX_FULL)) {
                        CTRL1000 |= ADVERTISE_1000FULL;
                }
                velocity_mii_write(vptr->mac_regs, MII_CTRL1000, CTRL1000);

                if (!(mii_status & VELOCITY_DUPLEX_FULL) && (mii_status & VELOCITY_SPEED_10))
                        BYTE_REG_BITS_OFF(TESTCFG_HBDIS, &regs->TESTCFG);
                else
                        BYTE_REG_BITS_ON(TESTCFG_HBDIS, &regs->TESTCFG);

                /* MII_REG_BITS_OFF(BMCR_SPEED1000, MII_BMCR, vptr->mac_regs); */
                velocity_mii_read(vptr->mac_regs, MII_ADVERTISE, &ANAR);
                ANAR &= (~(ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF));
                if (mii_status & VELOCITY_SPEED_100) {
                        if (mii_status & VELOCITY_DUPLEX_FULL)
                                ANAR |= ADVERTISE_100FULL;
                        else
                                ANAR |= ADVERTISE_100HALF;
                } else if (mii_status & VELOCITY_SPEED_10) {
                        if (mii_status & VELOCITY_DUPLEX_FULL)
                                ANAR |= ADVERTISE_10FULL;
                        else
                                ANAR |= ADVERTISE_10HALF;
                }
                velocity_mii_write(vptr->mac_regs, MII_ADVERTISE, ANAR);
                /* enable AUTO-NEGO mode */
                mii_set_auto_on(vptr);
                /* MII_REG_BITS_ON(BMCR_ANENABLE, MII_BMCR, vptr->mac_regs); */
        }
        /* vptr->mii_status=mii_check_media_mode(vptr->mac_regs); */
        /* vptr->mii_status=check_connection_type(vptr->mac_regs); */
        return VELOCITY_LINK_CHANGE;
}

/**
 *      velocity_print_link_status      -       link status reporting
 *      @vptr: velocity to report on
 *
 *      Turn the link status of the velocity card into a kernel log
 *      description of the new link state, detailing speed and duplex
 *      status
 */
static void velocity_print_link_status(struct velocity_info *vptr)
{
        const char *link;
        const char *speed;
        const char *duplex;

        if (vptr->mii_status & VELOCITY_LINK_FAIL) {
                netdev_notice(vptr->netdev, "failed to detect cable link\n");
                return;
        }

        if (vptr->options.spd_dpx == SPD_DPX_AUTO) {
                link = "auto-negotiation";

                if (vptr->mii_status & VELOCITY_SPEED_1000)
                        speed = "1000";
                else if (vptr->mii_status & VELOCITY_SPEED_100)
                        speed = "100";
                else
                        speed = "10";

                if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
                        duplex = "full";
                else
                        duplex = "half";
        } else {
                link = "forced";

                switch (vptr->options.spd_dpx) {
                case SPD_DPX_1000_FULL:
                        speed = "1000";
                        duplex = "full";
                        break;
                case SPD_DPX_100_HALF:
                        speed = "100";
                        duplex = "half";
                        break;
                case SPD_DPX_100_FULL:
                        speed = "100";
                        duplex = "full";
                        break;
                case SPD_DPX_10_HALF:
                        speed = "10";
                        duplex = "half";
                        break;
                case SPD_DPX_10_FULL:
                        speed = "10";
                        duplex = "full";
                        break;
                default:
                        speed = "unknown";
                        duplex = "unknown";
                        break;
                }
        }
        netdev_notice(vptr->netdev, "Link %s speed %sM bps %s duplex\n",
                      link, speed, duplex);
}

/**
 *      enable_flow_control_ability     -       flow control
 *      @vptr: veloity to configure
 *
 *      Set up flow control according to the flow control options
 *      determined by the eeprom/configuration.
 */
static void enable_flow_control_ability(struct velocity_info *vptr)
{

        struct mac_regs __iomem *regs = vptr->mac_regs;

        switch (vptr->options.flow_cntl) {

        case FLOW_CNTL_DEFAULT:
                if (BYTE_REG_BITS_IS_ON(PHYSR0_RXFLC, &regs->PHYSR0))
                        writel(CR0_FDXRFCEN, &regs->CR0Set);
                else
                        writel(CR0_FDXRFCEN, &regs->CR0Clr);

                if (BYTE_REG_BITS_IS_ON(PHYSR0_TXFLC, &regs->PHYSR0))
                        writel(CR0_FDXTFCEN, &regs->CR0Set);
                else
                        writel(CR0_FDXTFCEN, &regs->CR0Clr);
                break;

        case FLOW_CNTL_TX:
                writel(CR0_FDXTFCEN, &regs->CR0Set);
                writel(CR0_FDXRFCEN, &regs->CR0Clr);
                break;

        case FLOW_CNTL_RX:
                writel(CR0_FDXRFCEN, &regs->CR0Set);
                writel(CR0_FDXTFCEN, &regs->CR0Clr);
                break;

        case FLOW_CNTL_TX_RX:
                writel(CR0_FDXTFCEN, &regs->CR0Set);
                writel(CR0_FDXRFCEN, &regs->CR0Set);
                break;

        case FLOW_CNTL_DISABLE:
                writel(CR0_FDXRFCEN, &regs->CR0Clr);
                writel(CR0_FDXTFCEN, &regs->CR0Clr);
                break;

        default:
                break;
        }

}

/**
 *      velocity_soft_reset     -       soft reset
 *      @vptr: velocity to reset
 *
 *      Kick off a soft reset of the velocity adapter and then poll
 *      until the reset sequence has completed before returning.
 */
static int velocity_soft_reset(struct velocity_info *vptr)
{
        struct mac_regs __iomem *regs = vptr->mac_regs;
        int i = 0;

        writel(CR0_SFRST, &regs->CR0Set);

        for (i = 0; i < W_MAX_TIMEOUT; i++) {
                udelay(5);
                if (!DWORD_REG_BITS_IS_ON(CR0_SFRST, &regs->CR0Set))
                        break;
        }

        if (i == W_MAX_TIMEOUT) {
                writel(CR0_FORSRST, &regs->CR0Set);
                /* FIXME: PCI POSTING */
                /* delay 2ms */
                mdelay(2);
        }
        return 0;
}

/**
 *      velocity_set_multi      -       filter list change callback
 *      @dev: network device
 *
 *      Called by the network layer when the filter lists need to change
 *      for a velocity adapter. Reload the CAMs with the new address
 *      filter ruleset.
 */
static void velocity_set_multi(struct net_device *dev)
{
        struct velocity_info *vptr = netdev_priv(dev);
        struct mac_regs __iomem *regs = vptr->mac_regs;
        u8 rx_mode;
        int i;
        struct netdev_hw_addr *ha;

        if (dev->flags & IFF_PROMISC) { /* Set promiscuous. */
                writel(0xffffffff, &regs->MARCAM[0]);
                writel(0xffffffff, &regs->MARCAM[4]);
                rx_mode = (RCR_AM | RCR_AB | RCR_PROM);
        } else if ((netdev_mc_count(dev) > vptr->multicast_limit) ||
                   (dev->flags & IFF_ALLMULTI)) {
                writel(0xffffffff, &regs->MARCAM[0]);
                writel(0xffffffff, &regs->MARCAM[4]);
                rx_mode = (RCR_AM | RCR_AB);
        } else {
                int offset = MCAM_SIZE - vptr->multicast_limit;
                mac_get_cam_mask(regs, vptr->mCAMmask);

                i = 0;
                netdev_for_each_mc_addr(ha, dev) {
                        mac_set_cam(regs, i + offset, ha->addr);
                        vptr->mCAMmask[(offset + i) / 8] |= 1 << ((offset + i) & 7);
                        i++;
                }

                mac_set_cam_mask(regs, vptr->mCAMmask);
                rx_mode = RCR_AM | RCR_AB | RCR_AP;
        }
        if (dev->mtu > 1500)
                rx_mode |= RCR_AL;

        BYTE_REG_BITS_ON(rx_mode, &regs->RCR);

}

/*
 * MII access , media link mode setting functions
 */

/**
 *      mii_init        -       set up MII
 *      @vptr: velocity adapter
 *      @mii_status:  links tatus
 *
 *      Set up the PHY for the current link state.
 */
static void mii_init(struct velocity_info *vptr, u32 mii_status)
{
        u16 BMCR;

        switch (PHYID_GET_PHY_ID(vptr->phy_id)) {
        case PHYID_ICPLUS_IP101A:
                MII_REG_BITS_ON((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP),
                                                MII_ADVERTISE, vptr->mac_regs);
                if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
                        MII_REG_BITS_ON(TCSR_ECHODIS, MII_SREVISION,
                                                                vptr->mac_regs);
                else
                        MII_REG_BITS_OFF(TCSR_ECHODIS, MII_SREVISION,
                                                                vptr->mac_regs);
                MII_REG_BITS_ON(PLED_LALBE, MII_TPISTATUS, vptr->mac_regs);
                break;
        case PHYID_CICADA_CS8201:
                /*
                 *      Reset to hardware default
                 */
                MII_REG_BITS_OFF((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP), MII_ADVERTISE, vptr->mac_regs);
                /*
                 *      Turn on ECHODIS bit in NWay-forced full mode and turn it
                 *      off it in NWay-forced half mode for NWay-forced v.s.
                 *      legacy-forced issue.
                 */
                if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
                        MII_REG_BITS_ON(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs);
                else
                        MII_REG_BITS_OFF(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs);
                /*
                 *      Turn on Link/Activity LED enable bit for CIS8201
                 */
                MII_REG_BITS_ON(PLED_LALBE, MII_TPISTATUS, vptr->mac_regs);
                break;
        case PHYID_VT3216_32BIT:
        case PHYID_VT3216_64BIT:
                /*
                 *      Reset to hardware default
                 */
                MII_REG_BITS_ON((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP), MII_ADVERTISE, vptr->mac_regs);
                /*
                 *      Turn on ECHODIS bit in NWay-forced full mode and turn it
                 *      off it in NWay-forced half mode for NWay-forced v.s.
                 *      legacy-forced issue
                 */
                if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
                        MII_REG_BITS_ON(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs);
                else
                        MII_REG_BITS_OFF(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs);
                break;

        case PHYID_MARVELL_1000:
        case PHYID_MARVELL_1000S:
                /*
                 *      Assert CRS on Transmit
                 */
                MII_REG_BITS_ON(PSCR_ACRSTX, MII_REG_PSCR, vptr->mac_regs);
                /*
                 *      Reset to hardware default
                 */
                MII_REG_BITS_ON((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP), MII_ADVERTISE, vptr->mac_regs);
                break;
        default:
                ;
        }
        velocity_mii_read(vptr->mac_regs, MII_BMCR, &BMCR);
        if (BMCR & BMCR_ISOLATE) {
                BMCR &= ~BMCR_ISOLATE;
                velocity_mii_write(vptr->mac_regs, MII_BMCR, BMCR);
        }
}

/**
 * setup_queue_timers   -       Setup interrupt timers
 * @vptr: velocity adapter
 *
 * Setup interrupt frequency during suppression (timeout if the frame
 * count isn't filled).
 */
static void setup_queue_timers(struct velocity_info *vptr)
{
        /* Only for newer revisions */
        if (vptr->rev_id >= REV_ID_VT3216_A0) {
                u8 txqueue_timer = 0;
                u8 rxqueue_timer = 0;

                if (vptr->mii_status & (VELOCITY_SPEED_1000 |
                                VELOCITY_SPEED_100)) {
                        txqueue_timer = vptr->options.txqueue_timer;
                        rxqueue_timer = vptr->options.rxqueue_timer;
                }

                writeb(txqueue_timer, &vptr->mac_regs->TQETMR);
                writeb(rxqueue_timer, &vptr->mac_regs->RQETMR);
        }
}

/**
 * setup_adaptive_interrupts  -  Setup interrupt suppression
 * @vptr: velocity adapter
 *
 * The velocity is able to suppress interrupt during high interrupt load.
 * This function turns on that feature.
 */
static void setup_adaptive_interrupts(struct velocity_info *vptr)
{
        struct mac_regs __iomem *regs = vptr->mac_regs;
        u16 tx_intsup = vptr->options.tx_intsup;
        u16 rx_intsup = vptr->options.rx_intsup;

        /* Setup default interrupt mask (will be changed below) */
        vptr->int_mask = INT_MASK_DEF;

        /* Set Tx Interrupt Suppression Threshold */
        writeb(CAMCR_PS0, &regs->CAMCR);
        if (tx_intsup != 0) {
                vptr->int_mask &= ~(ISR_PTXI | ISR_PTX0I | ISR_PTX1I |
                                ISR_PTX2I | ISR_PTX3I);
                writew(tx_intsup, &regs->ISRCTL);
        } else
                writew(ISRCTL_TSUPDIS, &regs->ISRCTL);

        /* Set Rx Interrupt Suppression Threshold */
        writeb(CAMCR_PS1, &regs->CAMCR);
        if (rx_intsup != 0) {
                vptr->int_mask &= ~ISR_PRXI;
                writew(rx_intsup, &regs->ISRCTL);
        } else
                writew(ISRCTL_RSUPDIS, &regs->ISRCTL);

        /* Select page to interrupt hold timer */
        writeb(0, &regs->CAMCR);
}

/**
 *      velocity_init_registers -       initialise MAC registers
 *      @vptr: velocity to init
 *      @type: type of initialisation (hot or cold)
 *
 *      Initialise the MAC on a reset or on first set up on the
 *      hardware.
 */
static void velocity_init_registers(struct velocity_info *vptr,
                                    enum velocity_init_type type)
{
        struct mac_regs __iomem *regs = vptr->mac_regs;
        struct net_device *netdev = vptr->netdev;
        int i, mii_status;

        mac_wol_reset(regs);

        switch (type) {
        case VELOCITY_INIT_RESET:
        case VELOCITY_INIT_WOL:

                netif_stop_queue(netdev);

                /*
                 *      Reset RX to prevent RX pointer not on the 4X location
                 */
                velocity_rx_reset(vptr);
                mac_rx_queue_run(regs);
                mac_rx_queue_wake(regs);

                mii_status = velocity_get_opt_media_mode(vptr);
                if (velocity_set_media_mode(vptr, mii_status) != VELOCITY_LINK_CHANGE) {
                        velocity_print_link_status(vptr);
                        if (!(vptr->mii_status & VELOCITY_LINK_FAIL))
                                netif_wake_queue(netdev);
                }

                enable_flow_control_ability(vptr);

                mac_clear_isr(regs);
                writel(CR0_STOP, &regs->CR0Clr);
                writel((CR0_DPOLL | CR0_TXON | CR0_RXON | CR0_STRT),
                                                        &regs->CR0Set);

                break;

        case VELOCITY_INIT_COLD:
        default:
                /*
                 *      Do reset
                 */
                velocity_soft_reset(vptr);
                mdelay(5);

                if (!vptr->no_eeprom) {
                        mac_eeprom_reload(regs);
                        for (i = 0; i < 6; i++)
                                writeb(netdev->dev_addr[i], regs->PAR + i);
                }

                /*
                 *      clear Pre_ACPI bit.
                 */
                BYTE_REG_BITS_OFF(CFGA_PACPI, &(regs->CFGA));
                mac_set_rx_thresh(regs, vptr->options.rx_thresh);
                mac_set_dma_length(regs, vptr->options.DMA_length);

                writeb(WOLCFG_SAM | WOLCFG_SAB, &regs->WOLCFGSet);
                /*
                 *      Back off algorithm use original IEEE standard
                 */
                BYTE_REG_BITS_SET(CFGB_OFSET, (CFGB_CRANDOM | CFGB_CAP | CFGB_MBA | CFGB_BAKOPT), &regs->CFGB);

                /*
                 *      Init CAM filter
                 */
                velocity_init_cam_filter(vptr);

                /*
                 *      Set packet filter: Receive directed and broadcast address
                 */
                velocity_set_multi(netdev);

                /*
                 *      Enable MII auto-polling
                 */
                enable_mii_autopoll(regs);

                setup_adaptive_interrupts(vptr);

                writel(vptr->rx.pool_dma, &regs->RDBaseLo);
                writew(vptr->options.numrx - 1, &regs->RDCSize);
                mac_rx_queue_run(regs);
                mac_rx_queue_wake(regs);

                writew(vptr->options.numtx - 1, &regs->TDCSize);

                for (i = 0; i < vptr->tx.numq; i++) {
                        writel(vptr->tx.pool_dma[i], &regs->TDBaseLo[i]);
                        mac_tx_queue_run(regs, i);
                }

                init_flow_control_register(vptr);

                writel(CR0_STOP, &regs->CR0Clr);
                writel((CR0_DPOLL | CR0_TXON | CR0_RXON | CR0_STRT), &regs->CR0Set);

                mii_status = velocity_get_opt_media_mode(vptr);
                netif_stop_queue(netdev);

                mii_init(vptr, mii_status);

                if (velocity_set_media_mode(vptr, mii_status) != VELOCITY_LINK_CHANGE) {
                        velocity_print_link_status(vptr);
                        if (!(vptr->mii_status & VELOCITY_LINK_FAIL))
                                netif_wake_queue(netdev);
                }

                enable_flow_control_ability(vptr);
                mac_hw_mibs_init(regs);
                mac_write_int_mask(vptr->int_mask, regs);
                mac_clear_isr(regs);

        }
}

static void velocity_give_many_rx_descs(struct velocity_info *vptr)
{
        struct mac_regs __iomem *regs = vptr->mac_regs;
        int avail, dirty, unusable;

        /*
         * RD number must be equal to 4X per hardware spec
         * (programming guide rev 1.20, p.13)
         */
        if (vptr->rx.filled < 4)
                return;

        wmb();

        unusable = vptr->rx.filled & 0x0003;
        dirty = vptr->rx.dirty - unusable;
        for (avail = vptr->rx.filled & 0xfffc; avail; avail--) {
                dirty = (dirty > 0) ? dirty - 1 : vptr->options.numrx - 1;
                vptr->rx.ring[dirty].rdesc0.len |= OWNED_BY_NIC;
        }

        writew(vptr->rx.filled & 0xfffc, &regs->RBRDU);
        vptr->rx.filled = unusable;
}

/**
 *      velocity_init_dma_rings -       set up DMA rings
 *      @vptr: Velocity to set up
 *
 *      Allocate PCI mapped DMA rings for the receive and transmit layer
 *      to use.
 */
static int velocity_init_dma_rings(struct velocity_info *vptr)
{
        struct velocity_opt *opt = &vptr->options;
        const unsigned int rx_ring_size = opt->numrx * sizeof(struct rx_desc);
        const unsigned int tx_ring_size = opt->numtx * sizeof(struct tx_desc);
        dma_addr_t pool_dma;
        void *pool;
        unsigned int i;

        /*
         * Allocate all RD/TD rings a single pool.
         *
         * dma_alloc_coherent() fulfills the requirement for 64 bytes
         * alignment
         */
        pool = dma_alloc_coherent(vptr->dev, tx_ring_size * vptr->tx.numq +
                                    rx_ring_size, &pool_dma, GFP_ATOMIC);
        if (!pool) {
                dev_err(vptr->dev, "%s : DMA memory allocation failed.\n",
                        vptr->netdev->name);
                return -ENOMEM;
        }

        vptr->rx.ring = pool;
        vptr->rx.pool_dma = pool_dma;

        pool += rx_ring_size;
        pool_dma += rx_ring_size;

        for (i = 0; i < vptr->tx.numq; i++) {
                vptr->tx.rings[i] = pool;
                vptr->tx.pool_dma[i] = pool_dma;
                pool += tx_ring_size;
                pool_dma += tx_ring_size;
        }

        return 0;
}

static void velocity_set_rxbufsize(struct velocity_info *vptr, int mtu)
{
        vptr->rx.buf_sz = (mtu <= ETH_DATA_LEN) ? PKT_BUF_SZ : mtu + 32;
}

/**
 *      velocity_alloc_rx_buf   -       allocate aligned receive buffer
 *      @vptr: velocity
 *      @idx: ring index
 *
 *      Allocate a new full sized buffer for the reception of a frame and
 *      map it into PCI space for the hardware to use. The hardware
 *      requires *64* byte alignment of the buffer which makes life
 *      less fun than would be ideal.
 */
static int velocity_alloc_rx_buf(struct velocity_info *vptr, int idx)
{
        struct rx_desc *rd = &(vptr->rx.ring[idx]);
        struct velocity_rd_info *rd_info = &(vptr->rx.info[idx]);

        rd_info->skb = netdev_alloc_skb(vptr->netdev, vptr->rx.buf_sz + 64);
        if (rd_info->skb == NULL)
                return -ENOMEM;

        /*
         *      Do the gymnastics to get the buffer head for data at
         *      64byte alignment.
         */
        skb_reserve(rd_info->skb,
                        64 - ((unsigned long) rd_info->skb->data & 63));
        rd_info->skb_dma = dma_map_single(vptr->dev, rd_info->skb->data,
                                        vptr->rx.buf_sz, DMA_FROM_DEVICE);

        /*
         *      Fill in the descriptor to match
         */

        *((u32 *) & (rd->rdesc0)) = 0;
        rd->size = cpu_to_le16(vptr->rx.buf_sz) | RX_INTEN;
        rd->pa_low = cpu_to_le32(rd_info->skb_dma);
        rd->pa_high = 0;
        return 0;
}


static int velocity_rx_refill(struct velocity_info *vptr)
{
        int dirty = vptr->rx.dirty, done = 0;

        do {
                struct rx_desc *rd = vptr->rx.ring + dirty;

                /* Fine for an all zero Rx desc at init time as well */
                if (rd->rdesc0.len & OWNED_BY_NIC)
                        break;

                if (!vptr->rx.info[dirty].skb) {
                        if (velocity_alloc_rx_buf(vptr, dirty) < 0)
                                break;
                }
                done++;
                dirty = (dirty < vptr->options.numrx - 1) ? dirty + 1 : 0;
        } while (dirty != vptr->rx.curr);

        if (done) {
                vptr->rx.dirty = dirty;
                vptr->rx.filled += done;
        }

        return done;
}

/**
 *      velocity_free_rd_ring   -       free receive ring
 *      @vptr: velocity to clean up
 *
 *      Free the receive buffers for each ring slot and any
 *      attached socket buffers that need to go away.
 */
static void velocity_free_rd_ring(struct velocity_info *vptr)
{
        int i;

        if (vptr->rx.info == NULL)
                return;

        for (i = 0; i < vptr->options.numrx; i++) {
                struct velocity_rd_info *rd_info = &(vptr->rx.info[i]);
                struct rx_desc *rd = vptr->rx.ring + i;

                memset(rd, 0, sizeof(*rd));

                if (!rd_info->skb)
                        continue;
                dma_unmap_single(vptr->dev, rd_info->skb_dma, vptr->rx.buf_sz,
                                 DMA_FROM_DEVICE);
                rd_info->skb_dma = 0;

                dev_kfree_skb(rd_info->skb);
                rd_info->skb = NULL;
        }

        kfree(vptr->rx.info);
        vptr->rx.info = NULL;
}

/**
 *      velocity_init_rd_ring   -       set up receive ring
 *      @vptr: velocity to configure
 *
 *      Allocate and set up the receive buffers for each ring slot and
 *      assign them to the network adapter.
 */
static int velocity_init_rd_ring(struct velocity_info *vptr)
{
        int ret = -ENOMEM;

        vptr->rx.info = kcalloc(vptr->options.numrx,
                                sizeof(struct velocity_rd_info), GFP_KERNEL);
        if (!vptr->rx.info)
                goto out;

        velocity_init_rx_ring_indexes(vptr);

        if (velocity_rx_refill(vptr) != vptr->options.numrx) {
                netdev_err(vptr->netdev, "failed to allocate RX buffer\n");
                velocity_free_rd_ring(vptr);
                goto out;
        }

        ret = 0;
out:
        return ret;
}

/**
 *      velocity_init_td_ring   -       set up transmit ring
 *      @vptr:  velocity
 *
 *      Set up the transmit ring and chain the ring pointers together.
 *      Returns zero on success or a negative posix errno code for
 *      failure.
 */
static int velocity_init_td_ring(struct velocity_info *vptr)
{
        int j;

        /* Init the TD ring entries */
        for (j = 0; j < vptr->tx.numq; j++) {

                vptr->tx.infos[j] = kcalloc(vptr->options.numtx,
                                            sizeof(struct velocity_td_info),
                                            GFP_KERNEL);
                if (!vptr->tx.infos[j]) {
                        while (--j >= 0)
                                kfree(vptr->tx.infos[j]);
                        return -ENOMEM;
                }

                vptr->tx.tail[j] = vptr->tx.curr[j] = vptr->tx.used[j] = 0;
        }
        return 0;
}

/**
 *      velocity_free_dma_rings -       free PCI ring pointers
 *      @vptr: Velocity to free from
 *
 *      Clean up the PCI ring buffers allocated to this velocity.
 */
static void velocity_free_dma_rings(struct velocity_info *vptr)
{
        const int size = vptr->options.numrx * sizeof(struct rx_desc) +
                vptr->options.numtx * sizeof(struct tx_desc) * vptr->tx.numq;

        dma_free_coherent(vptr->dev, size, vptr->rx.ring, vptr->rx.pool_dma);
}

static int velocity_init_rings(struct velocity_info *vptr, int mtu)
{
        int ret;

        velocity_set_rxbufsize(vptr, mtu);

        ret = velocity_init_dma_rings(vptr);
        if (ret < 0)
                goto out;

        ret = velocity_init_rd_ring(vptr);
        if (ret < 0)
                goto err_free_dma_rings_0;

        ret = velocity_init_td_ring(vptr);
        if (ret < 0)
                goto err_free_rd_ring_1;
out:
        return ret;

err_free_rd_ring_1:
        velocity_free_rd_ring(vptr);
err_free_dma_rings_0:
        velocity_free_dma_rings(vptr);
        goto out;
}

/**
 *      velocity_free_tx_buf    -       free transmit buffer
 *      @vptr: velocity
 *      @tdinfo: buffer
 *      @td: transmit descriptor to free
 *
 *      Release an transmit buffer. If the buffer was preallocated then
 *      recycle it, if not then unmap the buffer.
 */
static void velocity_free_tx_buf(struct velocity_info *vptr,
                struct velocity_td_info *tdinfo, struct tx_desc *td)
{
        struct sk_buff *skb = tdinfo->skb;
        int i;

        /*
         *      Don't unmap the pre-allocated tx_bufs
         */
        for (i = 0; i < tdinfo->nskb_dma; i++) {
                size_t pktlen = max_t(size_t, skb->len, ETH_ZLEN);

                /* For scatter-gather */
                if (skb_shinfo(skb)->nr_frags > 0)
                        pktlen = max_t(size_t, pktlen,
                                       td->td_buf[i].size & ~TD_QUEUE);

                dma_unmap_single(vptr->dev, tdinfo->skb_dma[i],
                                 le16_to_cpu(pktlen), DMA_TO_DEVICE);
        }
        dev_consume_skb_irq(skb);
        tdinfo->skb = NULL;
}

/*
 *      FIXME: could we merge this with velocity_free_tx_buf ?
 */
static void velocity_free_td_ring_entry(struct velocity_info *vptr,
                                                         int q, int n)
{
        struct velocity_td_info *td_info = &(vptr->tx.infos[q][n]);
        int i;

        if (td_info == NULL)
                return;

        if (td_info->skb) {
                for (i = 0; i < td_info->nskb_dma; i++) {
                        if (td_info->skb_dma[i]) {
                                dma_unmap_single(vptr->dev, td_info->skb_dma[i],
                                        td_info->skb->len, DMA_TO_DEVICE);
                                td_info->skb_dma[i] = 0;
                        }
                }
                dev_kfree_skb(td_info->skb);
                td_info->skb = NULL;
        }
}

/**
 *      velocity_free_td_ring   -       free td ring
 *      @vptr: velocity
 *
 *      Free up the transmit ring for this particular velocity adapter.
 *      We free the ring contents but not the ring itself.
 */
static void velocity_free_td_ring(struct velocity_info *vptr)
{
        int i, j;

        for (j = 0; j < vptr->tx.numq; j++) {
                if (vptr->tx.infos[j] == NULL)
                        continue;
                for (i = 0; i < vptr->options.numtx; i++)
                        velocity_free_td_ring_entry(vptr, j, i);

                kfree(vptr->tx.infos[j]);
                vptr->tx.infos[j] = NULL;
        }
}

static void velocity_free_rings(struct velocity_info *vptr)
{
        velocity_free_td_ring(vptr);
        velocity_free_rd_ring(vptr);
        velocity_free_dma_rings(vptr);
}

/**
 *      velocity_error  -       handle error from controller
 *      @vptr: velocity
 *      @status: card status
 *
 *      Process an error report from the hardware and attempt to recover
 *      the card itself. At the moment we cannot recover from some
 *      theoretically impossible errors but this could be fixed using
 *      the pci_device_failed logic to bounce the hardware
 *
 */
static void velocity_error(struct velocity_info *vptr, int status)
{

        if (status & ISR_TXSTLI) {
                struct mac_regs __iomem *regs = vptr->mac_regs;

                netdev_err(vptr->netdev, "TD structure error TDindex=%hx\n",
                           readw(&regs->TDIdx[0]));
                BYTE_REG_BITS_ON(TXESR_TDSTR, &regs->TXESR);
                writew(TRDCSR_RUN, &regs->TDCSRClr);
                netif_stop_queue(vptr->netdev);

                /* FIXME: port over the pci_device_failed code and use it
                   here */
        }

        if (status & ISR_SRCI) {
                struct mac_regs __iomem *regs = vptr->mac_regs;
                int linked;

                if (vptr->options.spd_dpx == SPD_DPX_AUTO) {
                        vptr->mii_status = check_connection_type(regs);

                        /*
                         *      If it is a 3119, disable frame bursting in
                         *      halfduplex mode and enable it in fullduplex
                         *       mode
                         */
                        if (vptr->rev_id < REV_ID_VT3216_A0) {
                                if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
                                        BYTE_REG_BITS_ON(TCR_TB2BDIS, &regs->TCR);
                                else
                                        BYTE_REG_BITS_OFF(TCR_TB2BDIS, &regs->TCR);
                        }
                        /*
                         *      Only enable CD heart beat counter in 10HD mode
                         */
                        if (!(vptr->mii_status & VELOCITY_DUPLEX_FULL) && (vptr->mii_status & VELOCITY_SPEED_10))
                                BYTE_REG_BITS_OFF(TESTCFG_HBDIS, &regs->TESTCFG);
                        else
                                BYTE_REG_BITS_ON(TESTCFG_HBDIS, &regs->TESTCFG);

                        setup_queue_timers(vptr);
                }
                /*
                 *      Get link status from PHYSR0
                 */
                linked = readb(&regs->PHYSR0) & PHYSR0_LINKGD;

                if (linked) {
                        vptr->mii_status &= ~VELOCITY_LINK_FAIL;
                        netif_carrier_on(vptr->netdev);
                } else {
                        vptr->mii_status |= VELOCITY_LINK_FAIL;
                        netif_carrier_off(vptr->netdev);
                }

                velocity_print_link_status(vptr);
                enable_flow_control_ability(vptr);

                /*
                 *      Re-enable auto-polling because SRCI will disable
                 *      auto-polling
                 */

                enable_mii_autopoll(regs);

                if (vptr->mii_status & VELOCITY_LINK_FAIL)
                        netif_stop_queue(vptr->netdev);
                else
                        netif_wake_queue(vptr->netdev);

        }
        if (status & ISR_MIBFI)
                velocity_update_hw_mibs(vptr);
        if (status & ISR_LSTEI)
                mac_rx_queue_wake(vptr->mac_regs);
}

/**
 *      velocity_tx_srv         -       transmit interrupt service
 *      @vptr: Velocity
 *
 *      Scan the queues looking for transmitted packets that
 *      we can complete and clean up. Update any statistics as
 *      necessary/
 */
static int velocity_tx_srv(struct velocity_info *vptr)
{
        struct tx_desc *td;
        int qnum;
        int full = 0;
        int idx;
        int works = 0;
        struct velocity_td_info *tdinfo;
        struct net_device_stats *stats = &vptr->netdev->stats;

        for (qnum = 0; qnum < vptr->tx.numq; qnum++) {
                for (idx = vptr->tx.tail[qnum]; vptr->tx.used[qnum] > 0;
                        idx = (idx + 1) % vptr->options.numtx) {

                        /*
                         *      Get Tx Descriptor
                         */
                        td = &(vptr->tx.rings[qnum][idx]);
                        tdinfo = &(vptr->tx.infos[qnum][idx]);

                        if (td->tdesc0.len & OWNED_BY_NIC)
                                break;

                        if ((works++ > 15))
                                break;

                        if (td->tdesc0.TSR & TSR0_TERR) {
                                stats->tx_errors++;
                                stats->tx_dropped++;
                                if (td->tdesc0.TSR & TSR0_CDH)
                                        stats->tx_heartbeat_errors++;
                                if (td->tdesc0.TSR & TSR0_CRS)
                                        stats->tx_carrier_errors++;
                                if (td->tdesc0.TSR & TSR0_ABT)
                                        stats->tx_aborted_errors++;
                                if (td->tdesc0.TSR & TSR0_OWC)
                                        stats->tx_window_errors++;
                        } else {
                                stats->tx_packets++;
                                stats->tx_bytes += tdinfo->skb->len;
                        }
                        velocity_free_tx_buf(vptr, tdinfo, td);
                        vptr->tx.used[qnum]--;
                }
                vptr->tx.tail[qnum] = idx;

                if (AVAIL_TD(vptr, qnum) < 1)
                        full = 1;
        }
        /*
         *      Look to see if we should kick the transmit network
         *      layer for more work.
         */
        if (netif_queue_stopped(vptr->netdev) && (full == 0) &&
            (!(vptr->mii_status & VELOCITY_LINK_FAIL))) {
                netif_wake_queue(vptr->netdev);
        }
        return works;
}

/**
 *      velocity_rx_csum        -       checksum process
 *      @rd: receive packet descriptor
 *      @skb: network layer packet buffer
 *
 *      Process the status bits for the received packet and determine
 *      if the checksum was computed and verified by the hardware
 */
static inline void velocity_rx_csum(struct rx_desc *rd, struct sk_buff *skb)
{
        skb_checksum_none_assert(skb);

        if (rd->rdesc1.CSM & CSM_IPKT) {
                if (rd->rdesc1.CSM & CSM_IPOK) {
                        if ((rd->rdesc1.CSM & CSM_TCPKT) ||
                                        (rd->rdesc1.CSM & CSM_UDPKT)) {
                                if (!(rd->rdesc1.CSM & CSM_TUPOK))
                                        return;
                        }
                        skb->ip_summed = CHECKSUM_UNNECESSARY;
                }
        }
}

/**
 *      velocity_rx_copy        -       in place Rx copy for small packets
 *      @rx_skb: network layer packet buffer candidate
 *      @pkt_size: received data size
 *      @vptr: velocity adapter
 *
 *      Replace the current skb that is scheduled for Rx processing by a
 *      shorter, immediately allocated skb, if the received packet is small
 *      enough. This function returns a negative value if the received
 *      packet is too big or if memory is exhausted.