1
2
3
4
5
6
7
8
9#include <linux/cache.h>
10#include <linux/delay.h>
11#include <linux/init.h>
12#include <linux/interrupt.h>
13#include <linux/smp.h>
14#include <linux/spinlock.h>
15#include <linux/threads.h>
16#include <linux/export.h>
17#include <linux/time.h>
18#include <linux/timex.h>
19#include <linux/sched/mm.h>
20#include <linux/cpumask.h>
21#include <linux/cpu.h>
22#include <linux/err.h>
23#include <linux/ftrace.h>
24#include <linux/irqdomain.h>
25#include <linux/of.h>
26#include <linux/of_irq.h>
27
28#include <linux/atomic.h>
29#include <asm/cpu.h>
30#include <asm/ginvt.h>
31#include <asm/processor.h>
32#include <asm/idle.h>
33#include <asm/r4k-timer.h>
34#include <asm/mips-cps.h>
35#include <asm/mmu_context.h>
36#include <asm/time.h>
37#include <asm/setup.h>
38#include <asm/maar.h>
39
40int __cpu_number_map[CONFIG_MIPS_NR_CPU_NR_MAP];
41EXPORT_SYMBOL(__cpu_number_map);
42
43int __cpu_logical_map[NR_CPUS];
44EXPORT_SYMBOL(__cpu_logical_map);
45
46
47int smp_num_siblings = 1;
48EXPORT_SYMBOL(smp_num_siblings);
49
50
51cpumask_t cpu_sibling_map[NR_CPUS] __read_mostly;
52EXPORT_SYMBOL(cpu_sibling_map);
53
54
55cpumask_t cpu_core_map[NR_CPUS] __read_mostly;
56EXPORT_SYMBOL(cpu_core_map);
57
58static DECLARE_COMPLETION(cpu_starting);
59static DECLARE_COMPLETION(cpu_running);
60
61
62
63
64
65cpumask_t cpu_foreign_map[NR_CPUS] __read_mostly;
66EXPORT_SYMBOL(cpu_foreign_map);
67
68
69static cpumask_t cpu_sibling_setup_map;
70
71
72static cpumask_t cpu_core_setup_map;
73
74cpumask_t cpu_coherent_mask;
75
76#ifdef CONFIG_GENERIC_IRQ_IPI
77static struct irq_desc *call_desc;
78static struct irq_desc *sched_desc;
79#endif
80
81static inline void set_cpu_sibling_map(int cpu)
82{
83 int i;
84
85 cpumask_set_cpu(cpu, &cpu_sibling_setup_map);
86
87 if (smp_num_siblings > 1) {
88 for_each_cpu(i, &cpu_sibling_setup_map) {
89 if (cpus_are_siblings(cpu, i)) {
90 cpumask_set_cpu(i, &cpu_sibling_map[cpu]);
91 cpumask_set_cpu(cpu, &cpu_sibling_map[i]);
92 }
93 }
94 } else
95 cpumask_set_cpu(cpu, &cpu_sibling_map[cpu]);
96}
97
98static inline void set_cpu_core_map(int cpu)
99{
100 int i;
101
102 cpumask_set_cpu(cpu, &cpu_core_setup_map);
103
104 for_each_cpu(i, &cpu_core_setup_map) {
105 if (cpu_data[cpu].package == cpu_data[i].package) {
106 cpumask_set_cpu(i, &cpu_core_map[cpu]);
107 cpumask_set_cpu(cpu, &cpu_core_map[i]);
108 }
109 }
110}
111
112
113
114
115
116void calculate_cpu_foreign_map(void)
117{
118 int i, k, core_present;
119 cpumask_t temp_foreign_map;
120
121
122 cpumask_clear(&temp_foreign_map);
123 for_each_online_cpu(i) {
124 core_present = 0;
125 for_each_cpu(k, &temp_foreign_map)
126 if (cpus_are_siblings(i, k))
127 core_present = 1;
128 if (!core_present)
129 cpumask_set_cpu(i, &temp_foreign_map);
130 }
131
132 for_each_online_cpu(i)
133 cpumask_andnot(&cpu_foreign_map[i],
134 &temp_foreign_map, &cpu_sibling_map[i]);
135}
136
137const struct plat_smp_ops *mp_ops;
138EXPORT_SYMBOL(mp_ops);
139
140void register_smp_ops(const struct plat_smp_ops *ops)
141{
142 if (mp_ops)
143 printk(KERN_WARNING "Overriding previously set SMP ops\n");
144
145 mp_ops = ops;
146}
147
148#ifdef CONFIG_GENERIC_IRQ_IPI
149void mips_smp_send_ipi_single(int cpu, unsigned int action)
150{
151 mips_smp_send_ipi_mask(cpumask_of(cpu), action);
152}
153
154void mips_smp_send_ipi_mask(const struct cpumask *mask, unsigned int action)
155{
156 unsigned long flags;
157 unsigned int core;
158 int cpu;
159
160 local_irq_save(flags);
161
162 switch (action) {
163 case SMP_CALL_FUNCTION:
164 __ipi_send_mask(call_desc, mask);
165 break;
166
167 case SMP_RESCHEDULE_YOURSELF:
168 __ipi_send_mask(sched_desc, mask);
169 break;
170
171 default:
172 BUG();
173 }
174
175 if (mips_cpc_present()) {
176 for_each_cpu(cpu, mask) {
177 if (cpus_are_siblings(cpu, smp_processor_id()))
178 continue;
179
180 core = cpu_core(&cpu_data[cpu]);
181
182 while (!cpumask_test_cpu(cpu, &cpu_coherent_mask)) {
183 mips_cm_lock_other_cpu(cpu, CM_GCR_Cx_OTHER_BLOCK_LOCAL);
184 mips_cpc_lock_other(core);
185 write_cpc_co_cmd(CPC_Cx_CMD_PWRUP);
186 mips_cpc_unlock_other();
187 mips_cm_unlock_other();
188 }
189 }
190 }
191
192 local_irq_restore(flags);
193}
194
195
196static irqreturn_t ipi_resched_interrupt(int irq, void *dev_id)
197{
198 scheduler_ipi();
199
200 return IRQ_HANDLED;
201}
202
203static irqreturn_t ipi_call_interrupt(int irq, void *dev_id)
204{
205 generic_smp_call_function_interrupt();
206
207 return IRQ_HANDLED;
208}
209
210static void smp_ipi_init_one(unsigned int virq, const char *name,
211 irq_handler_t handler)
212{
213 int ret;
214
215 irq_set_handler(virq, handle_percpu_irq);
216 ret = request_irq(virq, handler, IRQF_PERCPU, name, NULL);
217 BUG_ON(ret);
218}
219
220static unsigned int call_virq, sched_virq;
221
222int mips_smp_ipi_allocate(const struct cpumask *mask)
223{
224 int virq;
225 struct irq_domain *ipidomain;
226 struct device_node *node;
227
228 node = of_irq_find_parent(of_root);
229 ipidomain = irq_find_matching_host(node, DOMAIN_BUS_IPI);
230
231
232
233
234
235
236 if (node && !ipidomain)
237 ipidomain = irq_find_matching_host(NULL, DOMAIN_BUS_IPI);
238
239
240
241
242
243
244
245
246
247
248
249
250 if (!ipidomain) {
251 BUG_ON(num_present_cpus() > 1);
252 return 0;
253 }
254
255 virq = irq_reserve_ipi(ipidomain, mask);
256 BUG_ON(!virq);
257 if (!call_virq)
258 call_virq = virq;
259
260 virq = irq_reserve_ipi(ipidomain, mask);
261 BUG_ON(!virq);
262 if (!sched_virq)
263 sched_virq = virq;
264
265 if (irq_domain_is_ipi_per_cpu(ipidomain)) {
266 int cpu;
267
268 for_each_cpu(cpu, mask) {
269 smp_ipi_init_one(call_virq + cpu, "IPI call",
270 ipi_call_interrupt);
271 smp_ipi_init_one(sched_virq + cpu, "IPI resched",
272 ipi_resched_interrupt);
273 }
274 } else {
275 smp_ipi_init_one(call_virq, "IPI call", ipi_call_interrupt);
276 smp_ipi_init_one(sched_virq, "IPI resched",
277 ipi_resched_interrupt);
278 }
279
280 return 0;
281}
282
283int mips_smp_ipi_free(const struct cpumask *mask)
284{
285 struct irq_domain *ipidomain;
286 struct device_node *node;
287
288 node = of_irq_find_parent(of_root);
289 ipidomain = irq_find_matching_host(node, DOMAIN_BUS_IPI);
290
291
292
293
294
295
296 if (node && !ipidomain)
297 ipidomain = irq_find_matching_host(NULL, DOMAIN_BUS_IPI);
298
299 BUG_ON(!ipidomain);
300
301 if (irq_domain_is_ipi_per_cpu(ipidomain)) {
302 int cpu;
303
304 for_each_cpu(cpu, mask) {
305 free_irq(call_virq + cpu, NULL);
306 free_irq(sched_virq + cpu, NULL);
307 }
308 }
309 irq_destroy_ipi(call_virq, mask);
310 irq_destroy_ipi(sched_virq, mask);
311 return 0;
312}
313
314
315static int __init mips_smp_ipi_init(void)
316{
317 if (num_possible_cpus() == 1)
318 return 0;
319
320 mips_smp_ipi_allocate(cpu_possible_mask);
321
322 call_desc = irq_to_desc(call_virq);
323 sched_desc = irq_to_desc(sched_virq);
324
325 return 0;
326}
327early_initcall(mips_smp_ipi_init);
328#endif
329
330
331
332
333
334asmlinkage void start_secondary(void)
335{
336 unsigned int cpu;
337
338 cpu_probe();
339 per_cpu_trap_init(false);
340 mips_clockevent_init();
341 mp_ops->init_secondary();
342 cpu_report();
343 maar_init();
344
345
346
347
348
349
350 calibrate_delay();
351 cpu = smp_processor_id();
352 cpu_data[cpu].udelay_val = loops_per_jiffy;
353
354 cpumask_set_cpu(cpu, &cpu_coherent_mask);
355 notify_cpu_starting(cpu);
356
357
358 complete(&cpu_starting);
359
360 synchronise_count_slave(cpu);
361
362
363 set_cpu_online(cpu, true);
364
365 set_cpu_sibling_map(cpu);
366 set_cpu_core_map(cpu);
367
368 calculate_cpu_foreign_map();
369
370
371
372
373
374 complete(&cpu_running);
375
376
377
378
379
380 WARN_ON_ONCE(!irqs_disabled());
381 mp_ops->smp_finish();
382
383 cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
384}
385
386static void stop_this_cpu(void *dummy)
387{
388
389
390
391
392 set_cpu_online(smp_processor_id(), false);
393 calculate_cpu_foreign_map();
394 local_irq_disable();
395 while (1);
396}
397
398void smp_send_stop(void)
399{
400 smp_call_function(stop_this_cpu, NULL, 0);
401}
402
403void __init smp_cpus_done(unsigned int max_cpus)
404{
405}
406
407
408void __init smp_prepare_cpus(unsigned int max_cpus)
409{
410 init_new_context(current, &init_mm);
411 current_thread_info()->cpu = 0;
412 mp_ops->prepare_cpus(max_cpus);
413 set_cpu_sibling_map(0);
414 set_cpu_core_map(0);
415 calculate_cpu_foreign_map();
416#ifndef CONFIG_HOTPLUG_CPU
417 init_cpu_present(cpu_possible_mask);
418#endif
419 cpumask_copy(&cpu_coherent_mask, cpu_possible_mask);
420}
421
422
423void smp_prepare_boot_cpu(void)
424{
425 if (mp_ops->prepare_boot_cpu)
426 mp_ops->prepare_boot_cpu();
427 set_cpu_possible(0, true);
428 set_cpu_online(0, true);
429}
430
431int __cpu_up(unsigned int cpu, struct task_struct *tidle)
432{
433 int err;
434
435 err = mp_ops->boot_secondary(cpu, tidle);
436 if (err)
437 return err;
438
439
440 if (!wait_for_completion_timeout(&cpu_starting,
441 msecs_to_jiffies(1000))) {
442 pr_crit("CPU%u: failed to start\n", cpu);
443 return -EIO;
444 }
445
446 synchronise_count_master(cpu);
447
448
449 wait_for_completion(&cpu_running);
450 return 0;
451}
452
453
454int setup_profiling_timer(unsigned int multiplier)
455{
456 return 0;
457}
458
459static void flush_tlb_all_ipi(void *info)
460{
461 local_flush_tlb_all();
462}
463
464void flush_tlb_all(void)
465{
466 if (cpu_has_mmid) {
467 htw_stop();
468 ginvt_full();
469 sync_ginv();
470 instruction_hazard();
471 htw_start();
472 return;
473 }
474
475 on_each_cpu(flush_tlb_all_ipi, NULL, 1);
476}
477
478static void flush_tlb_mm_ipi(void *mm)
479{
480 drop_mmu_context((struct mm_struct *)mm);
481}
482
483
484
485
486
487
488
489
490
491static inline void smp_on_other_tlbs(void (*func) (void *info), void *info)
492{
493 smp_call_function(func, info, 1);
494}
495
496static inline void smp_on_each_tlb(void (*func) (void *info), void *info)
497{
498 preempt_disable();
499
500 smp_on_other_tlbs(func, info);
501 func(info);
502
503 preempt_enable();
504}
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519void flush_tlb_mm(struct mm_struct *mm)
520{
521 preempt_disable();
522
523 if (cpu_has_mmid) {
524
525
526
527
528 } else if ((atomic_read(&mm->mm_users) != 1) || (current->mm != mm)) {
529 smp_on_other_tlbs(flush_tlb_mm_ipi, mm);
530 } else {
531 unsigned int cpu;
532
533 for_each_online_cpu(cpu) {
534 if (cpu != smp_processor_id() && cpu_context(cpu, mm))
535 set_cpu_context(cpu, mm, 0);
536 }
537 }
538 drop_mmu_context(mm);
539
540 preempt_enable();
541}
542
543struct flush_tlb_data {
544 struct vm_area_struct *vma;
545 unsigned long addr1;
546 unsigned long addr2;
547};
548
549static void flush_tlb_range_ipi(void *info)
550{
551 struct flush_tlb_data *fd = info;
552
553 local_flush_tlb_range(fd->vma, fd->addr1, fd->addr2);
554}
555
556void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end)
557{
558 struct mm_struct *mm = vma->vm_mm;
559 unsigned long addr;
560 u32 old_mmid;
561
562 preempt_disable();
563 if (cpu_has_mmid) {
564 htw_stop();
565 old_mmid = read_c0_memorymapid();
566 write_c0_memorymapid(cpu_asid(0, mm));
567 mtc0_tlbw_hazard();
568 addr = round_down(start, PAGE_SIZE * 2);
569 end = round_up(end, PAGE_SIZE * 2);
570 do {
571 ginvt_va_mmid(addr);
572 sync_ginv();
573 addr += PAGE_SIZE * 2;
574 } while (addr < end);
575 write_c0_memorymapid(old_mmid);
576 instruction_hazard();
577 htw_start();
578 } else if ((atomic_read(&mm->mm_users) != 1) || (current->mm != mm)) {
579 struct flush_tlb_data fd = {
580 .vma = vma,
581 .addr1 = start,
582 .addr2 = end,
583 };
584
585 smp_on_other_tlbs(flush_tlb_range_ipi, &fd);
586 local_flush_tlb_range(vma, start, end);
587 } else {
588 unsigned int cpu;
589 int exec = vma->vm_flags & VM_EXEC;
590
591 for_each_online_cpu(cpu) {
592
593
594
595
596
597
598 if (cpu != smp_processor_id() && cpu_context(cpu, mm))
599 set_cpu_context(cpu, mm, !exec);
600 }
601 local_flush_tlb_range(vma, start, end);
602 }
603 preempt_enable();
604}
605
606static void flush_tlb_kernel_range_ipi(void *info)
607{
608 struct flush_tlb_data *fd = info;
609
610 local_flush_tlb_kernel_range(fd->addr1, fd->addr2);
611}
612
613void flush_tlb_kernel_range(unsigned long start, unsigned long end)
614{
615 struct flush_tlb_data fd = {
616 .addr1 = start,
617 .addr2 = end,
618 };
619
620 on_each_cpu(flush_tlb_kernel_range_ipi, &fd, 1);
621}
622
623static void flush_tlb_page_ipi(void *info)
624{
625 struct flush_tlb_data *fd = info;
626
627 local_flush_tlb_page(fd->vma, fd->addr1);
628}
629
630void flush_tlb_page(struct vm_area_struct *vma, unsigned long page)
631{
632 u32 old_mmid;
633
634 preempt_disable();
635 if (cpu_has_mmid) {
636 htw_stop();
637 old_mmid = read_c0_memorymapid();
638 write_c0_memorymapid(cpu_asid(0, vma->vm_mm));
639 mtc0_tlbw_hazard();
640 ginvt_va_mmid(page);
641 sync_ginv();
642 write_c0_memorymapid(old_mmid);
643 instruction_hazard();
644 htw_start();
645 } else if ((atomic_read(&vma->vm_mm->mm_users) != 1) ||
646 (current->mm != vma->vm_mm)) {
647 struct flush_tlb_data fd = {
648 .vma = vma,
649 .addr1 = page,
650 };
651
652 smp_on_other_tlbs(flush_tlb_page_ipi, &fd);
653 local_flush_tlb_page(vma, page);
654 } else {
655 unsigned int cpu;
656
657 for_each_online_cpu(cpu) {
658
659
660
661
662
663
664 if (cpu != smp_processor_id() && cpu_context(cpu, vma->vm_mm))
665 set_cpu_context(cpu, vma->vm_mm, 1);
666 }
667 local_flush_tlb_page(vma, page);
668 }
669 preempt_enable();
670}
671
672static void flush_tlb_one_ipi(void *info)
673{
674 unsigned long vaddr = (unsigned long) info;
675
676 local_flush_tlb_one(vaddr);
677}
678
679void flush_tlb_one(unsigned long vaddr)
680{
681 smp_on_each_tlb(flush_tlb_one_ipi, (void *) vaddr);
682}
683
684EXPORT_SYMBOL(flush_tlb_page);
685EXPORT_SYMBOL(flush_tlb_one);
686
687#ifdef CONFIG_GENERIC_CLOCKEVENTS_BROADCAST
688
689static void tick_broadcast_callee(void *info)
690{
691 tick_receive_broadcast();
692}
693
694static DEFINE_PER_CPU(call_single_data_t, tick_broadcast_csd) =
695 CSD_INIT(tick_broadcast_callee, NULL);
696
697void tick_broadcast(const struct cpumask *mask)
698{
699 call_single_data_t *csd;
700 int cpu;
701
702 for_each_cpu(cpu, mask) {
703 csd = &per_cpu(tick_broadcast_csd, cpu);
704 smp_call_function_single_async(cpu, csd);
705 }
706}
707
708#endif
709