linux/arch/arm/mach-ep93xx/dma.c
<<
>>
Prefs
   1// SPDX-License-Identifier: GPL-2.0-or-later
   2/*
   3 * arch/arm/mach-ep93xx/dma.c
   4 *
   5 * Platform support code for the EP93xx dmaengine driver.
   6 *
   7 * Copyright (C) 2011 Mika Westerberg
   8 *
   9 * This work is based on the original dma-m2p implementation with
  10 * following copyrights:
  11 *
  12 *   Copyright (C) 2006 Lennert Buytenhek <buytenh@wantstofly.org>
  13 *   Copyright (C) 2006 Applied Data Systems
  14 *   Copyright (C) 2009 Ryan Mallon <rmallon@gmail.com>
  15 */
  16
  17#include <linux/dmaengine.h>
  18#include <linux/dma-mapping.h>
  19#include <linux/init.h>
  20#include <linux/interrupt.h>
  21#include <linux/kernel.h>
  22#include <linux/platform_device.h>
  23
  24#include <linux/platform_data/dma-ep93xx.h>
  25#include "hardware.h"
  26
  27#include "soc.h"
  28
  29#define DMA_CHANNEL(_name, _base, _irq) \
  30        { .name = (_name), .base = (_base), .irq = (_irq) }
  31
  32/*
  33 * DMA M2P channels.
  34 *
  35 * On the EP93xx chip the following peripherals my be allocated to the 10
  36 * Memory to Internal Peripheral (M2P) channels (5 transmit + 5 receive).
  37 *
  38 *      I2S     contains 3 Tx and 3 Rx DMA Channels
  39 *      AAC     contains 3 Tx and 3 Rx DMA Channels
  40 *      UART1   contains 1 Tx and 1 Rx DMA Channels
  41 *      UART2   contains 1 Tx and 1 Rx DMA Channels
  42 *      UART3   contains 1 Tx and 1 Rx DMA Channels
  43 *      IrDA    contains 1 Tx and 1 Rx DMA Channels
  44 *
  45 * Registers are mapped statically in ep93xx_map_io().
  46 */
  47static struct ep93xx_dma_chan_data ep93xx_dma_m2p_channels[] = {
  48        DMA_CHANNEL("m2p0", EP93XX_DMA_BASE + 0x0000, IRQ_EP93XX_DMAM2P0),
  49        DMA_CHANNEL("m2p1", EP93XX_DMA_BASE + 0x0040, IRQ_EP93XX_DMAM2P1),
  50        DMA_CHANNEL("m2p2", EP93XX_DMA_BASE + 0x0080, IRQ_EP93XX_DMAM2P2),
  51        DMA_CHANNEL("m2p3", EP93XX_DMA_BASE + 0x00c0, IRQ_EP93XX_DMAM2P3),
  52        DMA_CHANNEL("m2p4", EP93XX_DMA_BASE + 0x0240, IRQ_EP93XX_DMAM2P4),
  53        DMA_CHANNEL("m2p5", EP93XX_DMA_BASE + 0x0200, IRQ_EP93XX_DMAM2P5),
  54        DMA_CHANNEL("m2p6", EP93XX_DMA_BASE + 0x02c0, IRQ_EP93XX_DMAM2P6),
  55        DMA_CHANNEL("m2p7", EP93XX_DMA_BASE + 0x0280, IRQ_EP93XX_DMAM2P7),
  56        DMA_CHANNEL("m2p8", EP93XX_DMA_BASE + 0x0340, IRQ_EP93XX_DMAM2P8),
  57        DMA_CHANNEL("m2p9", EP93XX_DMA_BASE + 0x0300, IRQ_EP93XX_DMAM2P9),
  58};
  59
  60static struct ep93xx_dma_platform_data ep93xx_dma_m2p_data = {
  61        .channels               = ep93xx_dma_m2p_channels,
  62        .num_channels           = ARRAY_SIZE(ep93xx_dma_m2p_channels),
  63};
  64
  65static u64 ep93xx_dma_m2p_mask = DMA_BIT_MASK(32);
  66
  67static struct platform_device ep93xx_dma_m2p_device = {
  68        .name                   = "ep93xx-dma-m2p",
  69        .id                     = -1,
  70        .dev                    = {
  71                .platform_data          = &ep93xx_dma_m2p_data,
  72                .dma_mask               = &ep93xx_dma_m2p_mask,
  73                .coherent_dma_mask      = DMA_BIT_MASK(32),
  74        },
  75};
  76
  77/*
  78 * DMA M2M channels.
  79 *
  80 * There are 2 M2M channels which support memcpy/memset and in addition simple
  81 * hardware requests from/to SSP and IDE. We do not implement an external
  82 * hardware requests.
  83 *
  84 * Registers are mapped statically in ep93xx_map_io().
  85 */
  86static struct ep93xx_dma_chan_data ep93xx_dma_m2m_channels[] = {
  87        DMA_CHANNEL("m2m0", EP93XX_DMA_BASE + 0x0100, IRQ_EP93XX_DMAM2M0),
  88        DMA_CHANNEL("m2m1", EP93XX_DMA_BASE + 0x0140, IRQ_EP93XX_DMAM2M1),
  89};
  90
  91static struct ep93xx_dma_platform_data ep93xx_dma_m2m_data = {
  92        .channels               = ep93xx_dma_m2m_channels,
  93        .num_channels           = ARRAY_SIZE(ep93xx_dma_m2m_channels),
  94};
  95
  96static u64 ep93xx_dma_m2m_mask = DMA_BIT_MASK(32);
  97
  98static struct platform_device ep93xx_dma_m2m_device = {
  99        .name                   = "ep93xx-dma-m2m",
 100        .id                     = -1,
 101        .dev                    = {
 102                .platform_data          = &ep93xx_dma_m2m_data,
 103                .dma_mask               = &ep93xx_dma_m2m_mask,
 104                .coherent_dma_mask      = DMA_BIT_MASK(32),
 105        },
 106};
 107
 108static int __init ep93xx_dma_init(void)
 109{
 110        platform_device_register(&ep93xx_dma_m2p_device);
 111        platform_device_register(&ep93xx_dma_m2m_device);
 112        return 0;
 113}
 114arch_initcall(ep93xx_dma_init);
 115