linux/drivers/ssb/driver_pcicore.c
<<
>>
Prefs
   1/*
   2 * Sonics Silicon Backplane
   3 * Broadcom PCI-core driver
   4 *
   5 * Copyright 2005, Broadcom Corporation
   6 * Copyright 2006, 2007, Michael Buesch <m@bues.ch>
   7 *
   8 * Licensed under the GNU/GPL. See COPYING for details.
   9 */
  10
  11#include "ssb_private.h"
  12
  13#include <linux/ssb/ssb.h>
  14#include <linux/pci.h>
  15#include <linux/export.h>
  16#include <linux/delay.h>
  17#include <linux/ssb/ssb_embedded.h>
  18
  19static u32 ssb_pcie_read(struct ssb_pcicore *pc, u32 address);
  20static void ssb_pcie_write(struct ssb_pcicore *pc, u32 address, u32 data);
  21static u16 ssb_pcie_mdio_read(struct ssb_pcicore *pc, u8 device, u8 address);
  22static void ssb_pcie_mdio_write(struct ssb_pcicore *pc, u8 device,
  23                                u8 address, u16 data);
  24
  25static inline
  26u32 pcicore_read32(struct ssb_pcicore *pc, u16 offset)
  27{
  28        return ssb_read32(pc->dev, offset);
  29}
  30
  31static inline
  32void pcicore_write32(struct ssb_pcicore *pc, u16 offset, u32 value)
  33{
  34        ssb_write32(pc->dev, offset, value);
  35}
  36
  37static inline
  38u16 pcicore_read16(struct ssb_pcicore *pc, u16 offset)
  39{
  40        return ssb_read16(pc->dev, offset);
  41}
  42
  43static inline
  44void pcicore_write16(struct ssb_pcicore *pc, u16 offset, u16 value)
  45{
  46        ssb_write16(pc->dev, offset, value);
  47}
  48
  49/**************************************************
  50 * Code for hostmode operation.
  51 **************************************************/
  52
  53#ifdef CONFIG_SSB_PCICORE_HOSTMODE
  54
  55#include <asm/paccess.h>
  56/* Probe a 32bit value on the bus and catch bus exceptions.
  57 * Returns nonzero on a bus exception.
  58 * This is MIPS specific */
  59#define mips_busprobe32(val, addr)      get_dbe((val), ((u32 *)(addr)))
  60
  61/* Assume one-hot slot wiring */
  62#define SSB_PCI_SLOT_MAX        16
  63
  64/* Global lock is OK, as we won't have more than one extpci anyway. */
  65static DEFINE_SPINLOCK(cfgspace_lock);
  66/* Core to access the external PCI config space. Can only have one. */
  67static struct ssb_pcicore *extpci_core;
  68
  69
  70static u32 get_cfgspace_addr(struct ssb_pcicore *pc,
  71                             unsigned int bus, unsigned int dev,
  72                             unsigned int func, unsigned int off)
  73{
  74        u32 addr = 0;
  75        u32 tmp;
  76
  77        /* We do only have one cardbus device behind the bridge. */
  78        if (pc->cardbusmode && (dev > 1))
  79                goto out;
  80
  81        if (bus == 0) {
  82                /* Type 0 transaction */
  83                if (unlikely(dev >= SSB_PCI_SLOT_MAX))
  84                        goto out;
  85                /* Slide the window */
  86                tmp = SSB_PCICORE_SBTOPCI_CFG0;
  87                tmp |= ((1 << (dev + 16)) & SSB_PCICORE_SBTOPCI1_MASK);
  88                pcicore_write32(pc, SSB_PCICORE_SBTOPCI1, tmp);
  89                /* Calculate the address */
  90                addr = SSB_PCI_CFG;
  91                addr |= ((1 << (dev + 16)) & ~SSB_PCICORE_SBTOPCI1_MASK);
  92                addr |= (func << 8);
  93                addr |= (off & ~3);
  94        } else {
  95                /* Type 1 transaction */
  96                pcicore_write32(pc, SSB_PCICORE_SBTOPCI1,
  97                                SSB_PCICORE_SBTOPCI_CFG1);
  98                /* Calculate the address */
  99                addr = SSB_PCI_CFG;
 100                addr |= (bus << 16);
 101                addr |= (dev << 11);
 102                addr |= (func << 8);
 103                addr |= (off & ~3);
 104        }
 105out:
 106        return addr;
 107}
 108
 109static int ssb_extpci_read_config(struct ssb_pcicore *pc,
 110                                  unsigned int bus, unsigned int dev,
 111                                  unsigned int func, unsigned int off,
 112                                  void *buf, int len)
 113{
 114        int err = -EINVAL;
 115        u32 addr, val;
 116        void __iomem *mmio;
 117
 118        WARN_ON(!pc->hostmode);
 119        if (unlikely(len != 1 && len != 2 && len != 4))
 120                goto out;
 121        addr = get_cfgspace_addr(pc, bus, dev, func, off);
 122        if (unlikely(!addr))
 123                goto out;
 124        err = -ENOMEM;
 125        mmio = ioremap(addr, len);
 126        if (!mmio)
 127                goto out;
 128
 129        if (mips_busprobe32(val, mmio)) {
 130                val = 0xffffffff;
 131                goto unmap;
 132        }
 133
 134        val = readl(mmio);
 135        val >>= (8 * (off & 3));
 136
 137        switch (len) {
 138        case 1:
 139                *((u8 *)buf) = (u8)val;
 140                break;
 141        case 2:
 142                *((u16 *)buf) = (u16)val;
 143                break;
 144        case 4:
 145                *((u32 *)buf) = (u32)val;
 146                break;
 147        }
 148        err = 0;
 149unmap:
 150        iounmap(mmio);
 151out:
 152        return err;
 153}
 154
 155static int ssb_extpci_write_config(struct ssb_pcicore *pc,
 156                                   unsigned int bus, unsigned int dev,
 157                                   unsigned int func, unsigned int off,
 158                                   const void *buf, int len)
 159{
 160        int err = -EINVAL;
 161        u32 addr, val = 0;
 162        void __iomem *mmio;
 163
 164        WARN_ON(!pc->hostmode);
 165        if (unlikely(len != 1 && len != 2 && len != 4))
 166                goto out;
 167        addr = get_cfgspace_addr(pc, bus, dev, func, off);
 168        if (unlikely(!addr))
 169                goto out;
 170        err = -ENOMEM;
 171        mmio = ioremap(addr, len);
 172        if (!mmio)
 173                goto out;
 174
 175        if (mips_busprobe32(val, mmio)) {
 176                val = 0xffffffff;
 177                goto unmap;
 178        }
 179
 180        switch (len) {
 181        case 1:
 182                val = readl(mmio);
 183                val &= ~(0xFF << (8 * (off & 3)));
 184                val |= *((const u8 *)buf) << (8 * (off & 3));
 185                break;
 186        case 2:
 187                val = readl(mmio);
 188                val &= ~(0xFFFF << (8 * (off & 3)));
 189                val |= *((const u16 *)buf) << (8 * (off & 3));
 190                break;
 191        case 4:
 192                val = *((const u32 *)buf);
 193                break;
 194        }
 195        writel(val, mmio);
 196
 197        err = 0;
 198unmap:
 199        iounmap(mmio);
 200out:
 201        return err;
 202}
 203
 204static int ssb_pcicore_read_config(struct pci_bus *bus, unsigned int devfn,
 205                                   int reg, int size, u32 *val)
 206{
 207        unsigned long flags;
 208        int err;
 209
 210        spin_lock_irqsave(&cfgspace_lock, flags);
 211        err = ssb_extpci_read_config(extpci_core, bus->number, PCI_SLOT(devfn),
 212                                     PCI_FUNC(devfn), reg, val, size);
 213        spin_unlock_irqrestore(&cfgspace_lock, flags);
 214
 215        return err ? PCIBIOS_DEVICE_NOT_FOUND : PCIBIOS_SUCCESSFUL;
 216}
 217
 218static int ssb_pcicore_write_config(struct pci_bus *bus, unsigned int devfn,
 219                                    int reg, int size, u32 val)
 220{
 221        unsigned long flags;
 222        int err;
 223
 224        spin_lock_irqsave(&cfgspace_lock, flags);
 225        err = ssb_extpci_write_config(extpci_core, bus->number, PCI_SLOT(devfn),
 226                                      PCI_FUNC(devfn), reg, &val, size);
 227        spin_unlock_irqrestore(&cfgspace_lock, flags);
 228
 229        return err ? PCIBIOS_DEVICE_NOT_FOUND : PCIBIOS_SUCCESSFUL;
 230}
 231
 232static struct pci_ops ssb_pcicore_pciops = {
 233        .read   = ssb_pcicore_read_config,
 234        .write  = ssb_pcicore_write_config,
 235};
 236
 237static struct resource ssb_pcicore_mem_resource = {
 238        .name   = "SSB PCIcore external memory",
 239        .start  = SSB_PCI_DMA,
 240        .end    = SSB_PCI_DMA + SSB_PCI_DMA_SZ - 1,
 241        .flags  = IORESOURCE_MEM | IORESOURCE_PCI_FIXED,
 242};
 243
 244static struct resource ssb_pcicore_io_resource = {
 245        .name   = "SSB PCIcore external I/O",
 246        .start  = 0x100,
 247        .end    = 0x7FF,
 248        .flags  = IORESOURCE_IO | IORESOURCE_PCI_FIXED,
 249};
 250
 251static struct pci_controller ssb_pcicore_controller = {
 252        .pci_ops        = &ssb_pcicore_pciops,
 253        .io_resource    = &ssb_pcicore_io_resource,
 254        .mem_resource   = &ssb_pcicore_mem_resource,
 255};
 256
 257/* This function is called when doing a pci_enable_device().
 258 * We must first check if the device is a device on the PCI-core bridge. */
 259int ssb_pcicore_plat_dev_init(struct pci_dev *d)
 260{
 261        if (d->bus->ops != &ssb_pcicore_pciops) {
 262                /* This is not a device on the PCI-core bridge. */
 263                return -ENODEV;
 264        }
 265
 266        dev_info(&d->dev, "PCI: Fixing up device %s\n", pci_name(d));
 267
 268        /* Fix up interrupt lines */
 269        d->irq = ssb_mips_irq(extpci_core->dev) + 2;
 270        pci_write_config_byte(d, PCI_INTERRUPT_LINE, d->irq);
 271
 272        return 0;
 273}
 274
 275/* Early PCI fixup for a device on the PCI-core bridge. */
 276static void ssb_pcicore_fixup_pcibridge(struct pci_dev *dev)
 277{
 278        u8 lat;
 279
 280        if (dev->bus->ops != &ssb_pcicore_pciops) {
 281                /* This is not a device on the PCI-core bridge. */
 282                return;
 283        }
 284        if (dev->bus->number != 0 || PCI_SLOT(dev->devfn) != 0)
 285                return;
 286
 287        dev_info(&dev->dev, "PCI: Fixing up bridge %s\n", pci_name(dev));
 288
 289        /* Enable PCI bridge bus mastering and memory space */
 290        pci_set_master(dev);
 291        if (pcibios_enable_device(dev, ~0) < 0) {
 292                dev_err(&dev->dev, "PCI: SSB bridge enable failed\n");
 293                return;
 294        }
 295
 296        /* Enable PCI bridge BAR1 prefetch and burst */
 297        pci_write_config_dword(dev, SSB_BAR1_CONTROL, 3);
 298
 299        /* Make sure our latency is high enough to handle the devices behind us */
 300        lat = 168;
 301        dev_info(&dev->dev,
 302                 "PCI: Fixing latency timer of device %s to %u\n",
 303                 pci_name(dev), lat);
 304        pci_write_config_byte(dev, PCI_LATENCY_TIMER, lat);
 305}
 306DECLARE_PCI_FIXUP_EARLY(PCI_ANY_ID, PCI_ANY_ID, ssb_pcicore_fixup_pcibridge);
 307
 308/* PCI device IRQ mapping. */
 309int ssb_pcicore_pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
 310{
 311        if (dev->bus->ops != &ssb_pcicore_pciops) {
 312                /* This is not a device on the PCI-core bridge. */
 313                return -ENODEV;
 314        }
 315        return ssb_mips_irq(extpci_core->dev) + 2;
 316}
 317
 318static void ssb_pcicore_init_hostmode(struct ssb_pcicore *pc)
 319{
 320        u32 val;
 321
 322        if (WARN_ON(extpci_core))
 323                return;
 324        extpci_core = pc;
 325
 326        dev_dbg(pc->dev->dev, "PCIcore in host mode found\n");
 327        /* Reset devices on the external PCI bus */
 328        val = SSB_PCICORE_CTL_RST_OE;
 329        val |= SSB_PCICORE_CTL_CLK_OE;
 330        pcicore_write32(pc, SSB_PCICORE_CTL, val);
 331        val |= SSB_PCICORE_CTL_CLK; /* Clock on */
 332        pcicore_write32(pc, SSB_PCICORE_CTL, val);
 333        udelay(150); /* Assertion time demanded by the PCI standard */
 334        val |= SSB_PCICORE_CTL_RST; /* Deassert RST# */
 335        pcicore_write32(pc, SSB_PCICORE_CTL, val);
 336        val = SSB_PCICORE_ARBCTL_INTERN;
 337        pcicore_write32(pc, SSB_PCICORE_ARBCTL, val);
 338        udelay(1); /* Assertion time demanded by the PCI standard */
 339
 340        if (pc->dev->bus->has_cardbus_slot) {
 341                dev_dbg(pc->dev->dev, "CardBus slot detected\n");
 342                pc->cardbusmode = 1;
 343                /* GPIO 1 resets the bridge */
 344                ssb_gpio_out(pc->dev->bus, 1, 1);
 345                ssb_gpio_outen(pc->dev->bus, 1, 1);
 346                pcicore_write16(pc, SSB_PCICORE_SPROM(0),
 347                                pcicore_read16(pc, SSB_PCICORE_SPROM(0))
 348                                | 0x0400);
 349        }
 350
 351        /* 64MB I/O window */
 352        pcicore_write32(pc, SSB_PCICORE_SBTOPCI0,
 353                        SSB_PCICORE_SBTOPCI_IO);
 354        /* 64MB config space */
 355        pcicore_write32(pc, SSB_PCICORE_SBTOPCI1,
 356                        SSB_PCICORE_SBTOPCI_CFG0);
 357        /* 1GB memory window */
 358        pcicore_write32(pc, SSB_PCICORE_SBTOPCI2,
 359                        SSB_PCICORE_SBTOPCI_MEM | SSB_PCI_DMA);
 360
 361        /*
 362         * Accessing PCI config without a proper delay after devices reset (not
 363         * GPIO reset) was causing reboots on WRT300N v1.0 (BCM4704).
 364         * Tested delay 850 us lowered reboot chance to 50-80%, 1000 us fixed it
 365         * completely. Flushing all writes was also tested but with no luck.
 366         * The same problem was reported for WRT350N v1 (BCM4705), so we just
 367         * sleep here unconditionally.
 368         */
 369        usleep_range(1000, 2000);
 370
 371        /* Enable PCI bridge BAR0 prefetch and burst */
 372        val = PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
 373        ssb_extpci_write_config(pc, 0, 0, 0, PCI_COMMAND, &val, 2);
 374        /* Clear error conditions */
 375        val = 0;
 376        ssb_extpci_write_config(pc, 0, 0, 0, PCI_STATUS, &val, 2);
 377
 378        /* Enable PCI interrupts */
 379        pcicore_write32(pc, SSB_PCICORE_IMASK,
 380                        SSB_PCICORE_IMASK_INTA);
 381
 382        /* Ok, ready to run, register it to the system.
 383         * The following needs change, if we want to port hostmode
 384         * to non-MIPS platform. */
 385        ssb_pcicore_controller.io_map_base = (unsigned long)ioremap(SSB_PCI_MEM, 0x04000000);
 386        set_io_port_base(ssb_pcicore_controller.io_map_base);
 387        /* Give some time to the PCI controller to configure itself with the new
 388         * values. Not waiting at this point causes crashes of the machine. */
 389        mdelay(10);
 390        register_pci_controller(&ssb_pcicore_controller);
 391}
 392
 393static int pcicore_is_in_hostmode(struct ssb_pcicore *pc)
 394{
 395        struct ssb_bus *bus = pc->dev->bus;
 396        u16 chipid_top;
 397        u32 tmp;
 398
 399        chipid_top = (bus->chip_id & 0xFF00);
 400        if (chipid_top != 0x4700 &&
 401            chipid_top != 0x5300)
 402                return 0;
 403
 404        if (bus->sprom.boardflags_lo & SSB_PCICORE_BFL_NOPCI)
 405                return 0;
 406
 407        /* The 200-pin BCM4712 package does not bond out PCI. Even when
 408         * PCI is bonded out, some boards may leave the pins floating. */
 409        if (bus->chip_id == 0x4712) {
 410                if (bus->chip_package == SSB_CHIPPACK_BCM4712S)
 411                        return 0;
 412                if (bus->chip_package == SSB_CHIPPACK_BCM4712M)
 413                        return 0;
 414        }
 415        if (bus->chip_id == 0x5350)
 416                return 0;
 417
 418        return !mips_busprobe32(tmp, (bus->mmio + (pc->dev->core_index * SSB_CORE_SIZE)));
 419}
 420#endif /* CONFIG_SSB_PCICORE_HOSTMODE */
 421
 422/**************************************************
 423 * Workarounds.
 424 **************************************************/
 425
 426static void ssb_pcicore_fix_sprom_core_index(struct ssb_pcicore *pc)
 427{
 428        u16 tmp = pcicore_read16(pc, SSB_PCICORE_SPROM(0));
 429        if (((tmp & 0xF000) >> 12) != pc->dev->core_index) {
 430                tmp &= ~0xF000;
 431                tmp |= (pc->dev->core_index << 12);
 432                pcicore_write16(pc, SSB_PCICORE_SPROM(0), tmp);
 433        }
 434}
 435
 436static u8 ssb_pcicore_polarity_workaround(struct ssb_pcicore *pc)
 437{
 438        return (ssb_pcie_read(pc, 0x204) & 0x10) ? 0xC0 : 0x80;
 439}
 440
 441static void ssb_pcicore_serdes_workaround(struct ssb_pcicore *pc)
 442{
 443        const u8 serdes_pll_device = 0x1D;
 444        const u8 serdes_rx_device = 0x1F;
 445        u16 tmp;
 446
 447        ssb_pcie_mdio_write(pc, serdes_rx_device, 1 /* Control */,
 448                            ssb_pcicore_polarity_workaround(pc));
 449        tmp = ssb_pcie_mdio_read(pc, serdes_pll_device, 1 /* Control */);
 450        if (tmp & 0x4000)
 451                ssb_pcie_mdio_write(pc, serdes_pll_device, 1, tmp & ~0x4000);
 452}
 453
 454static void ssb_pcicore_pci_setup_workarounds(struct ssb_pcicore *pc)
 455{
 456        struct ssb_device *pdev = pc->dev;
 457        struct ssb_bus *bus = pdev->bus;
 458        u32 tmp;
 459
 460        tmp = pcicore_read32(pc, SSB_PCICORE_SBTOPCI2);
 461        tmp |= SSB_PCICORE_SBTOPCI_PREF;
 462        tmp |= SSB_PCICORE_SBTOPCI_BURST;
 463        pcicore_write32(pc, SSB_PCICORE_SBTOPCI2, tmp);
 464
 465        if (pdev->id.revision < 5) {
 466                tmp = ssb_read32(pdev, SSB_IMCFGLO);
 467                tmp &= ~SSB_IMCFGLO_SERTO;
 468                tmp |= 2;
 469                tmp &= ~SSB_IMCFGLO_REQTO;
 470                tmp |= 3 << SSB_IMCFGLO_REQTO_SHIFT;
 471                ssb_write32(pdev, SSB_IMCFGLO, tmp);
 472                ssb_commit_settings(bus);
 473        } else if (pdev->id.revision >= 11) {
 474                tmp = pcicore_read32(pc, SSB_PCICORE_SBTOPCI2);
 475                tmp |= SSB_PCICORE_SBTOPCI_MRM;
 476                pcicore_write32(pc, SSB_PCICORE_SBTOPCI2, tmp);
 477        }
 478}
 479
 480static void ssb_pcicore_pcie_setup_workarounds(struct ssb_pcicore *pc)
 481{
 482        u32 tmp;
 483        u8 rev = pc->dev->id.revision;
 484
 485        if (rev == 0 || rev == 1) {
 486                /* TLP Workaround register. */
 487                tmp = ssb_pcie_read(pc, 0x4);
 488                tmp |= 0x8;
 489                ssb_pcie_write(pc, 0x4, tmp);
 490        }
 491        if (rev == 1) {
 492                /* DLLP Link Control register. */
 493                tmp = ssb_pcie_read(pc, 0x100);
 494                tmp |= 0x40;
 495                ssb_pcie_write(pc, 0x100, tmp);
 496        }
 497
 498        if (rev == 0) {
 499                const u8 serdes_rx_device = 0x1F;
 500
 501                ssb_pcie_mdio_write(pc, serdes_rx_device,
 502                                        2 /* Timer */, 0x8128);
 503                ssb_pcie_mdio_write(pc, serdes_rx_device,
 504                                        6 /* CDR */, 0x0100);
 505                ssb_pcie_mdio_write(pc, serdes_rx_device,
 506                                        7 /* CDR BW */, 0x1466);
 507        } else if (rev == 3 || rev == 4 || rev == 5) {
 508                /* TODO: DLLP Power Management Threshold */
 509                ssb_pcicore_serdes_workaround(pc);
 510                /* TODO: ASPM */
 511        } else if (rev == 7) {
 512                /* TODO: No PLL down */
 513        }
 514
 515        if (rev >= 6) {
 516                /* Miscellaneous Configuration Fixup */
 517                tmp = pcicore_read16(pc, SSB_PCICORE_SPROM(5));
 518                if (!(tmp & 0x8000))
 519                        pcicore_write16(pc, SSB_PCICORE_SPROM(5),
 520                                        tmp | 0x8000);
 521        }
 522}
 523
 524/**************************************************
 525 * Generic and Clientmode operation code.
 526 **************************************************/
 527
 528static void ssb_pcicore_init_clientmode(struct ssb_pcicore *pc)
 529{
 530        struct ssb_device *pdev = pc->dev;
 531        struct ssb_bus *bus = pdev->bus;
 532
 533        if (bus->bustype == SSB_BUSTYPE_PCI)
 534                ssb_pcicore_fix_sprom_core_index(pc);
 535
 536        /* Disable PCI interrupts. */
 537        ssb_write32(pdev, SSB_INTVEC, 0);
 538
 539        /* Additional PCIe always once-executed workarounds */
 540        if (pc->dev->id.coreid == SSB_DEV_PCIE) {
 541                ssb_pcicore_serdes_workaround(pc);
 542                /* TODO: ASPM */
 543                /* TODO: Clock Request Update */
 544        }
 545}
 546
 547void ssb_pcicore_init(struct ssb_pcicore *pc)
 548{
 549        struct ssb_device *dev = pc->dev;
 550
 551        if (!dev)
 552                return;
 553        if (!ssb_device_is_enabled(dev))
 554                ssb_device_enable(dev, 0);
 555
 556#ifdef CONFIG_SSB_PCICORE_HOSTMODE
 557        pc->hostmode = pcicore_is_in_hostmode(pc);
 558        if (pc->hostmode)
 559                ssb_pcicore_init_hostmode(pc);
 560#endif /* CONFIG_SSB_PCICORE_HOSTMODE */
 561        if (!pc->hostmode)
 562                ssb_pcicore_init_clientmode(pc);
 563}
 564
 565static u32 ssb_pcie_read(struct ssb_pcicore *pc, u32 address)
 566{
 567        pcicore_write32(pc, 0x130, address);
 568        return pcicore_read32(pc, 0x134);
 569}
 570
 571static void ssb_pcie_write(struct ssb_pcicore *pc, u32 address, u32 data)
 572{
 573        pcicore_write32(pc, 0x130, address);
 574        pcicore_write32(pc, 0x134, data);
 575}
 576
 577static void ssb_pcie_mdio_set_phy(struct ssb_pcicore *pc, u8 phy)
 578{
 579        const u16 mdio_control = 0x128;
 580        const u16 mdio_data = 0x12C;
 581        u32 v;
 582        int i;
 583
 584        v = (1 << 30); /* Start of Transaction */
 585        v |= (1 << 28); /* Write Transaction */
 586        v |= (1 << 17); /* Turnaround */
 587        v |= (0x1F << 18);
 588        v |= (phy << 4);
 589        pcicore_write32(pc, mdio_data, v);
 590
 591        udelay(10);
 592        for (i = 0; i < 200; i++) {
 593                v = pcicore_read32(pc, mdio_control);
 594                if (v & 0x100 /* Trans complete */)
 595                        break;
 596                msleep(1);
 597        }
 598}
 599
 600static u16 ssb_pcie_mdio_read(struct ssb_pcicore *pc, u8 device, u8 address)
 601{
 602        const u16 mdio_control = 0x128;
 603        const u16 mdio_data = 0x12C;
 604        int max_retries = 10;
 605        u16 ret = 0;
 606        u32 v;
 607        int i;
 608
 609        v = 0x80; /* Enable Preamble Sequence */
 610        v |= 0x2; /* MDIO Clock Divisor */
 611        pcicore_write32(pc, mdio_control, v);
 612
 613        if (pc->dev->id.revision >= 10) {
 614                max_retries = 200;
 615                ssb_pcie_mdio_set_phy(pc, device);
 616        }
 617
 618        v = (1 << 30); /* Start of Transaction */
 619        v |= (1 << 29); /* Read Transaction */
 620        v |= (1 << 17); /* Turnaround */
 621        if (pc->dev->id.revision < 10)
 622                v |= (u32)device << 22;
 623        v |= (u32)address << 18;
 624        pcicore_write32(pc, mdio_data, v);
 625        /* Wait for the device to complete the transaction */
 626        udelay(10);
 627        for (i = 0; i < max_retries; i++) {
 628                v = pcicore_read32(pc, mdio_control);
 629                if (v & 0x100 /* Trans complete */) {
 630                        udelay(10);
 631                        ret = pcicore_read32(pc, mdio_data);
 632                        break;
 633                }
 634                msleep(1);
 635        }
 636        pcicore_write32(pc, mdio_control, 0);
 637        return ret;
 638}
 639
 640static void ssb_pcie_mdio_write(struct ssb_pcicore *pc, u8 device,
 641                                u8 address, u16 data)
 642{
 643        const u16 mdio_control = 0x128;
 644        const u16 mdio_data = 0x12C;
 645        int max_retries = 10;
 646        u32 v;
 647        int i;
 648
 649        v = 0x80; /* Enable Preamble Sequence */
 650        v |= 0x2; /* MDIO Clock Divisor */
 651        pcicore_write32(pc, mdio_control, v);
 652
 653        if (pc->dev->id.revision >= 10) {
 654                max_retries = 200;
 655                ssb_pcie_mdio_set_phy(pc, device);
 656        }
 657
 658        v = (1 << 30); /* Start of Transaction */
 659        v |= (1 << 28); /* Write Transaction */
 660        v |= (1 << 17); /* Turnaround */
 661        if (pc->dev->id.revision < 10)
 662                v |= (u32)device << 22;
 663        v |= (u32)address << 18;
 664        v |= data;
 665        pcicore_write32(pc, mdio_data, v);
 666        /* Wait for the device to complete the transaction */
 667        udelay(10);
 668        for (i = 0; i < max_retries; i++) {
 669                v = pcicore_read32(pc, mdio_control);
 670                if (v & 0x100 /* Trans complete */)
 671                        break;
 672                msleep(1);
 673        }
 674        pcicore_write32(pc, mdio_control, 0);
 675}
 676
 677int ssb_pcicore_dev_irqvecs_enable(struct ssb_pcicore *pc,
 678                                   struct ssb_device *dev)
 679{
 680        struct ssb_device *pdev = pc->dev;
 681        struct ssb_bus *bus;
 682        int err = 0;
 683        u32 tmp;
 684
 685        if (dev->bus->bustype != SSB_BUSTYPE_PCI) {
 686                /* This SSB device is not on a PCI host-bus. So the IRQs are
 687                 * not routed through the PCI core.
 688                 * So we must not enable routing through the PCI core. */
 689                goto out;
 690        }
 691
 692        if (!pdev)
 693                goto out;
 694        bus = pdev->bus;
 695
 696        might_sleep_if(pdev->id.coreid != SSB_DEV_PCI);
 697
 698        /* Enable interrupts for this device. */
 699        if ((pdev->id.revision >= 6) || (pdev->id.coreid == SSB_DEV_PCIE)) {
 700                u32 coremask;
 701
 702                /* Calculate the "coremask" for the device. */
 703                coremask = (1 << dev->core_index);
 704
 705                WARN_ON(bus->bustype != SSB_BUSTYPE_PCI);
 706                err = pci_read_config_dword(bus->host_pci, SSB_PCI_IRQMASK, &tmp);
 707                if (err)
 708                        goto out;
 709                tmp |= coremask << 8;
 710                err = pci_write_config_dword(bus->host_pci, SSB_PCI_IRQMASK, tmp);
 711                if (err)
 712                        goto out;
 713        } else {
 714                u32 intvec;
 715
 716                intvec = ssb_read32(pdev, SSB_INTVEC);
 717                tmp = ssb_read32(dev, SSB_TPSFLAG);
 718                tmp &= SSB_TPSFLAG_BPFLAG;
 719                intvec |= (1 << tmp);
 720                ssb_write32(pdev, SSB_INTVEC, intvec);
 721        }
 722
 723        /* Setup PCIcore operation. */
 724        if (pc->setup_done)
 725                goto out;
 726        if (pdev->id.coreid == SSB_DEV_PCI) {
 727                ssb_pcicore_pci_setup_workarounds(pc);
 728        } else {
 729                WARN_ON(pdev->id.coreid != SSB_DEV_PCIE);
 730                ssb_pcicore_pcie_setup_workarounds(pc);
 731        }
 732        pc->setup_done = 1;
 733out:
 734        return err;
 735}
 736EXPORT_SYMBOL(ssb_pcicore_dev_irqvecs_enable);
 737