linux/drivers/misc/habanalabs/include/goya/asic_reg/
<<
>>
Prefs
cpu_ca53_cfg_masks.h 11063 2019-07-28 06:28:39
cpu_ca53_cfg_regs.h 2021 2019-07-28 06:28:39
cpu_if_regs.h 1521 2019-07-28 06:28:39
cpu_pll_regs.h 3734 2019-07-28 06:28:39
dma_ch_0_regs.h 7849 2019-07-28 06:28:39
dma_ch_1_regs.h 7849 2019-07-28 06:28:39
dma_ch_2_regs.h 7849 2019-07-28 06:28:39
dma_ch_3_regs.h 7849 2019-07-28 06:28:39
dma_ch_4_regs.h 7849 2019-07-28 06:28:39
dma_macro_masks.h 4147 2019-07-28 06:28:39
dma_macro_regs.h 6750 2019-07-28 06:28:39
dma_nrtr_masks.h 10313 2019-07-28 06:28:39
dma_nrtr_regs.h 8561 2019-07-28 06:28:39
dma_qm_0_masks.h 23976 2019-07-28 06:28:39
dma_qm_0_regs.h 6662 2019-07-28 06:28:39
dma_qm_1_regs.h 6662 2019-07-28 06:28:39
dma_qm_2_regs.h 6662 2019-07-28 06:28:39
dma_qm_3_regs.h 6662 2019-07-28 06:28:39
dma_qm_4_regs.h 6662 2019-07-28 06:28:39
goya_blocks.h 82732 2021-08-29 15:04:50 -0700
goya_masks.h 10416 2019-07-28 06:28:39
goya_regs.h 3531 2019-07-28 06:28:39
ic_pll_regs.h 3730 2019-07-28 06:28:39
mc_pll_regs.h 3730 2019-07-28 06:28:39
mme1_rtr_masks.h 37015 2019-07-28 06:28:39
mme1_rtr_regs.h 12515 2019-07-28 06:28:39
mme2_rtr_regs.h 12515 2019-07-28 06:28:39
mme3_rtr_regs.h 12515 2019-07-28 06:28:39
mme4_rtr_regs.h 12669 2019-07-28 06:28:39
mme5_rtr_regs.h 12669 2019-07-28 06:28:39
mme6_rtr_regs.h 12669 2019-07-28 06:28:39
mme_cmdq_masks.h 19550 2019-07-28 06:28:39
mme_cmdq_regs.h 5024 2019-07-28 06:28:39
mme_masks.h 85230 2019-07-28 06:28:39
mme_qm_masks.h 23812 2019-07-28 06:28:39
mme_qm_regs.h 6576 2019-07-28 06:28:39
mme_regs.h 44549 2019-07-28 06:28:39
mmu_masks.h 7477 2019-07-28 06:28:39
mmu_regs.h 1664 2019-07-28 06:28:39
pci_nrtr_masks.h 10313 2019-07-28 06:28:39
pci_nrtr_regs.h 8255 2019-07-28 06:28:39
pcie_aux_regs.h 9194 2019-07-28 06:28:39
psoc_emmc_pll_regs.h 3758 2019-07-28 06:28:39
psoc_global_conf_masks.h 26042 2019-07-28 06:28:39
psoc_global_conf_regs.h 29058 2019-07-28 06:28:39
psoc_mme_pll_regs.h 3754 2019-07-28 06:28:39
psoc_pci_pll_regs.h 3754 2019-07-28 06:28:39
psoc_spi_regs.h 5239 2019-07-28 06:28:39
sram_y0_x0_rtr_regs.h 2896 2019-07-28 06:28:39
sram_y0_x1_rtr_regs.h 2896 2019-07-28 06:28:39
sram_y0_x2_rtr_regs.h 2896 2019-07-28 06:28:39
sram_y0_x3_rtr_regs.h 2896 2019-07-28 06:28:39
sram_y0_x4_rtr_regs.h 2896 2019-07-28 06:28:39
stlb_masks.h 5433 2019-07-28 06:28:39
stlb_regs.h 1748 2019-07-28 06:28:39
tpc0_cfg_masks.h 80428 2019-07-28 06:28:39
tpc0_cfg_regs.h 34627 2019-07-28 06:28:39
tpc0_cmdq_masks.h 19612 2019-07-28 06:28:39
tpc0_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc0_eml_cfg_masks.h 17982 2019-07-28 06:28:39
tpc0_eml_cfg_regs.h 12123 2019-07-28 06:28:39
tpc0_nrtr_masks.h 10350 2019-07-28 06:28:39
tpc0_nrtr_regs.h 8565 2019-07-28 06:28:39
tpc0_qm_masks.h 23894 2019-07-28 06:28:39
tpc0_qm_regs.h 6658 2019-07-28 06:28:39
tpc1_cfg_regs.h 34627 2019-07-28 06:28:39
tpc1_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc1_qm_regs.h 6658 2019-07-28 06:28:39
tpc1_rtr_regs.h 12353 2019-07-28 06:28:39
tpc2_cfg_regs.h 34627 2019-07-28 06:28:39
tpc2_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc2_qm_regs.h 6658 2019-07-28 06:28:39
tpc2_rtr_regs.h 12353 2019-07-28 06:28:39
tpc3_cfg_regs.h 34627 2019-07-28 06:28:39
tpc3_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc3_qm_regs.h 6658 2019-07-28 06:28:39
tpc3_rtr_regs.h 12353 2019-07-28 06:28:39
tpc4_cfg_regs.h 34627 2019-07-28 06:28:39
tpc4_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc4_qm_regs.h 6658 2019-07-28 06:28:39
tpc4_rtr_regs.h 12353 2019-07-28 06:28:39
tpc5_cfg_regs.h 34627 2019-07-28 06:28:39
tpc5_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc5_qm_regs.h 6658 2019-07-28 06:28:39
tpc5_rtr_regs.h 12353 2019-07-28 06:28:39
tpc6_cfg_regs.h 34627 2019-07-28 06:28:39
tpc6_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc6_qm_regs.h 6658 2019-07-28 06:28:39
tpc6_rtr_regs.h 12353 2019-07-28 06:28:39
tpc7_cfg_regs.h 34627 2019-07-28 06:28:39
tpc7_cmdq_regs.h 5086 2019-07-28 06:28:39
tpc7_nrtr_regs.h 8565 2019-07-28 06:28:39
tpc7_qm_regs.h 6658 2019-07-28 06:28:39
tpc_pll_regs.h 3734 2019-07-28 06:28:39