/*
 * Serial port driver for the ETRAX 100LX chip
 *
 *    Copyright (C) 1998-2007  Axis Communications AB
 *
 *    Many, many authors. Based once upon a time on serial.c for 16x50.
 *
 */

static char *serial_version = "$Revision: 1.25 $";

#include <linux/types.h>
#include <linux/errno.h>
#include <linux/signal.h>
#include <linux/sched.h>
#include <linux/timer.h>
#include <linux/interrupt.h>
#include <linux/tty.h>
#include <linux/tty_flip.h>
#include <linux/major.h>
#include <linux/string.h>
#include <linux/fcntl.h>
#include <linux/mm.h>
#include <linux/slab.h>
#include <linux/init.h>
#include <asm/uaccess.h>
#include <linux/kernel.h>
#include <linux/mutex.h>
#include <linux/bitops.h>

#include <asm/io.h>
#include <asm/irq.h>
#include <asm/dma.h>
#include <asm/system.h>
#include <linux/delay.h>

#include <arch/svinto.h>

/* non-arch dependent serial structures are in linux/serial.h */
#include <linux/serial.h>
/* while we keep our own stuff (struct e100_serial) in a local .h file */
#include "crisv10.h"
#include <asm/fasttimer.h>
#include <arch/io_interface_mux.h>

#ifdef CONFIG_ETRAX_SERIAL_FAST_TIMER
#ifndef CONFIG_ETRAX_FAST_TIMER
#error "Enable FAST_TIMER to use SERIAL_FAST_TIMER"
#endif
#endif

#if defined(CONFIG_ETRAX_SERIAL_RX_TIMEOUT_TICKS) && \
           (CONFIG_ETRAX_SERIAL_RX_TIMEOUT_TICKS == 0)
#error "RX_TIMEOUT_TICKS == 0 not allowed, use 1"
#endif

#if defined(CONFIG_ETRAX_RS485_ON_PA) && defined(CONFIG_ETRAX_RS485_ON_PORT_G)
#error "Disable either CONFIG_ETRAX_RS485_ON_PA or CONFIG_ETRAX_RS485_ON_PORT_G"
#endif

/*
 * All of the compatibilty code so we can compile serial.c against
 * older kernels is hidden in serial_compat.h
 */
#if defined(LOCAL_HEADERS)
#include "serial_compat.h"
#endif

struct tty_driver *serial_driver;

/* number of characters left in xmit buffer before we ask for more */
#define WAKEUP_CHARS 256

//#define SERIAL_DEBUG_INTR
//#define SERIAL_DEBUG_OPEN
//#define SERIAL_DEBUG_FLOW
//#define SERIAL_DEBUG_DATA
//#define SERIAL_DEBUG_THROTTLE
//#define SERIAL_DEBUG_IO  /* Debug for Extra control and status pins */
//#define SERIAL_DEBUG_LINE 0 /* What serport we want to debug */

/* Enable this to use serial interrupts to handle when you
   expect the first received event on the serial port to
   be an error, break or similar. Used to be able to flash IRMA
   from eLinux */
#define SERIAL_HANDLE_EARLY_ERRORS

/* Currently 16 descriptors x 128 bytes = 2048 bytes */
#define SERIAL_DESCR_BUF_SIZE 256

#define SERIAL_PRESCALE_BASE 3125000 /* 3.125MHz */
#define DEF_BAUD_BASE SERIAL_PRESCALE_BASE

/* We don't want to load the system with massive fast timer interrupt
 * on high baudrates so limit it to 250 us (4kHz) */
#define MIN_FLUSH_TIME_USEC 250

/* Add an x here to log a lot of timer stuff */
#define TIMERD(x)
/* Debug details of interrupt handling */
#define DINTR1(x)  /* irq on/off, errors */
#define DINTR2(x)    /* tx and rx */
/* Debug flip buffer stuff */
#define DFLIP(x)
/* Debug flow control and overview of data flow */
#define DFLOW(x)
#define DBAUD(x)
#define DLOG_INT_TRIG(x)

//#define DEBUG_LOG_INCLUDED
#ifndef DEBUG_LOG_INCLUDED
#define DEBUG_LOG(line, string, value)
#else
struct debug_log_info
{
        unsigned long time;
        unsigned long timer_data;
//  int line;
        const char *string;
        int value;
};
#define DEBUG_LOG_SIZE 4096

struct debug_log_info debug_log[DEBUG_LOG_SIZE];
int debug_log_pos = 0;

#define DEBUG_LOG(_line, _string, _value) do { \
  if ((_line) == SERIAL_DEBUG_LINE) {\
    debug_log_func(_line, _string, _value); \
  }\
}while(0)

void debug_log_func(int line, const char *string, int value)
{
        if (debug_log_pos < DEBUG_LOG_SIZE) {
                debug_log[debug_log_pos].time = jiffies;
                debug_log[debug_log_pos].timer_data = *R_TIMER_DATA;
//    debug_log[debug_log_pos].line = line;
                debug_log[debug_log_pos].string = string;
                debug_log[debug_log_pos].value = value;
                debug_log_pos++;
        }
        /*printk(string, value);*/
}
#endif

#ifndef CONFIG_ETRAX_SERIAL_RX_TIMEOUT_TICKS
/* Default number of timer ticks before flushing rx fifo
 * When using "little data, low latency applications: use 0
 * When using "much data applications (PPP)" use ~5
 */
#define CONFIG_ETRAX_SERIAL_RX_TIMEOUT_TICKS 5
#endif

unsigned long timer_data_to_ns(unsigned long timer_data);

static void change_speed(struct e100_serial *info);
static void rs_throttle(struct tty_struct * tty);
static void rs_wait_until_sent(struct tty_struct *tty, int timeout);
static int rs_write(struct tty_struct *tty,
                const unsigned char *buf, int count);
#ifdef CONFIG_ETRAX_RS485
static int e100_write_rs485(struct tty_struct *tty,
                const unsigned char *buf, int count);
#endif
static int get_lsr_info(struct e100_serial *info, unsigned int *value);


#define DEF_BAUD 115200   /* 115.2 kbit/s */
#define STD_FLAGS (ASYNC_BOOT_AUTOCONF | ASYNC_SKIP_TEST)
#define DEF_RX 0x20  /* or SERIAL_CTRL_W >> 8 */
/* Default value of tx_ctrl register: has txd(bit 7)=1 (idle) as default */
#define DEF_TX 0x80  /* or SERIAL_CTRL_B */

/* offsets from R_SERIALx_CTRL */

#define REG_DATA 0
#define REG_DATA_STATUS32 0 /* this is the 32 bit register R_SERIALx_READ */
#define REG_TR_DATA 0
#define REG_STATUS 1
#define REG_TR_CTRL 1
#define REG_REC_CTRL 2
#define REG_BAUD 3
#define REG_XOFF 4  /* this is a 32 bit register */

/* The bitfields are the same for all serial ports */
#define SER_RXD_MASK         IO_MASK(R_SERIAL0_STATUS, rxd)
#define SER_DATA_AVAIL_MASK  IO_MASK(R_SERIAL0_STATUS, data_avail)
#define SER_FRAMING_ERR_MASK IO_MASK(R_SERIAL0_STATUS, framing_err)
#define SER_PAR_ERR_MASK     IO_MASK(R_SERIAL0_STATUS, par_err)
#define SER_OVERRUN_MASK     IO_MASK(R_SERIAL0_STATUS, overrun)

#define SER_ERROR_MASK (SER_OVERRUN_MASK | SER_PAR_ERR_MASK | SER_FRAMING_ERR_MASK)

/* Values for info->errorcode */
#define ERRCODE_SET_BREAK    (TTY_BREAK)
#define ERRCODE_INSERT        0x100
#define ERRCODE_INSERT_BREAK (ERRCODE_INSERT | TTY_BREAK)

#define FORCE_EOP(info)  *R_SET_EOP = 1U << info->iseteop;

/*
 * General note regarding the use of IO_* macros in this file:
 *
 * We will use the bits defined for DMA channel 6 when using various
 * IO_* macros (e.g. IO_STATE, IO_MASK, IO_EXTRACT) and _assume_ they are
 * the same for all channels (which of course they are).
 *
 * We will also use the bits defined for serial port 0 when writing commands
 * to the different ports, as these bits too are the same for all ports.
 */


/* Mask for the irqs possibly enabled in R_IRQ_MASK1_RD etc. */
static const unsigned long e100_ser_int_mask = 0
#ifdef CONFIG_ETRAX_SERIAL_PORT0
| IO_MASK(R_IRQ_MASK1_RD, ser0_data) | IO_MASK(R_IRQ_MASK1_RD, ser0_ready)
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT1
| IO_MASK(R_IRQ_MASK1_RD, ser1_data) | IO_MASK(R_IRQ_MASK1_RD, ser1_ready)
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT2
| IO_MASK(R_IRQ_MASK1_RD, ser2_data) | IO_MASK(R_IRQ_MASK1_RD, ser2_ready)
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT3
| IO_MASK(R_IRQ_MASK1_RD, ser3_data) | IO_MASK(R_IRQ_MASK1_RD, ser3_ready)
#endif
;
unsigned long r_alt_ser_baudrate_shadow = 0;

/* this is the data for the four serial ports in the etrax100 */
/*  DMA2(ser2), DMA4(ser3), DMA6(ser0) or DMA8(ser1) */
/* R_DMA_CHx_CLR_INTR, R_DMA_CHx_FIRST, R_DMA_CHx_CMD */

static struct e100_serial rs_table[] = {
        { .baud        = DEF_BAUD,
          .ioport        = (unsigned char *)R_SERIAL0_CTRL,
          .irq         = 1U << 12, /* uses DMA 6 and 7 */
          .oclrintradr = R_DMA_CH6_CLR_INTR,
          .ofirstadr   = R_DMA_CH6_FIRST,
          .ocmdadr     = R_DMA_CH6_CMD,
          .ostatusadr  = R_DMA_CH6_STATUS,
          .iclrintradr = R_DMA_CH7_CLR_INTR,
          .ifirstadr   = R_DMA_CH7_FIRST,
          .icmdadr     = R_DMA_CH7_CMD,
          .idescradr   = R_DMA_CH7_DESCR,
          .flags       = STD_FLAGS,
          .rx_ctrl     = DEF_RX,
          .tx_ctrl     = DEF_TX,
          .iseteop     = 2,
          .dma_owner   = dma_ser0,
          .io_if       = if_serial_0,
#ifdef CONFIG_ETRAX_SERIAL_PORT0
          .enabled  = 1,
#ifdef CONFIG_ETRAX_SERIAL_PORT0_DMA6_OUT
          .dma_out_enabled = 1,
          .dma_out_nbr = SER0_TX_DMA_NBR,
          .dma_out_irq_nbr = SER0_DMA_TX_IRQ_NBR,
          .dma_out_irq_flags = IRQF_DISABLED,
          .dma_out_irq_description = "serial 0 dma tr",
#else
          .dma_out_enabled = 0,
          .dma_out_nbr = UINT_MAX,
          .dma_out_irq_nbr = 0,
          .dma_out_irq_flags = 0,
          .dma_out_irq_description = NULL,
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT0_DMA7_IN
          .dma_in_enabled = 1,
          .dma_in_nbr = SER0_RX_DMA_NBR,
          .dma_in_irq_nbr = SER0_DMA_RX_IRQ_NBR,
          .dma_in_irq_flags = IRQF_DISABLED,
          .dma_in_irq_description = "serial 0 dma rec",
#else
          .dma_in_enabled = 0,
          .dma_in_nbr = UINT_MAX,
          .dma_in_irq_nbr = 0,
          .dma_in_irq_flags = 0,
          .dma_in_irq_description = NULL,
#endif
#else
          .enabled  = 0,
          .io_if_description = NULL,
          .dma_out_enabled = 0,
          .dma_in_enabled = 0
#endif

},  /* ttyS0 */
#ifndef CONFIG_SVINTO_SIM
        { .baud        = DEF_BAUD,
          .ioport        = (unsigned char *)R_SERIAL1_CTRL,
          .irq         = 1U << 16, /* uses DMA 8 and 9 */
          .oclrintradr = R_DMA_CH8_CLR_INTR,
          .ofirstadr   = R_DMA_CH8_FIRST,
          .ocmdadr     = R_DMA_CH8_CMD,
          .ostatusadr  = R_DMA_CH8_STATUS,
          .iclrintradr = R_DMA_CH9_CLR_INTR,
          .ifirstadr   = R_DMA_CH9_FIRST,
          .icmdadr     = R_DMA_CH9_CMD,
          .idescradr   = R_DMA_CH9_DESCR,
          .flags       = STD_FLAGS,
          .rx_ctrl     = DEF_RX,
          .tx_ctrl     = DEF_TX,
          .iseteop     = 3,
          .dma_owner   = dma_ser1,
          .io_if       = if_serial_1,
#ifdef CONFIG_ETRAX_SERIAL_PORT1
          .enabled  = 1,
          .io_if_description = "ser1",
#ifdef CONFIG_ETRAX_SERIAL_PORT1_DMA8_OUT
          .dma_out_enabled = 1,
          .dma_out_nbr = SER1_TX_DMA_NBR,
          .dma_out_irq_nbr = SER1_DMA_TX_IRQ_NBR,
          .dma_out_irq_flags = IRQF_DISABLED,
          .dma_out_irq_description = "serial 1 dma tr",
#else
          .dma_out_enabled = 0,
          .dma_out_nbr = UINT_MAX,
          .dma_out_irq_nbr = 0,
          .dma_out_irq_flags = 0,
          .dma_out_irq_description = NULL,
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT1_DMA9_IN
          .dma_in_enabled = 1,
          .dma_in_nbr = SER1_RX_DMA_NBR,
          .dma_in_irq_nbr = SER1_DMA_RX_IRQ_NBR,
          .dma_in_irq_flags = IRQF_DISABLED,
          .dma_in_irq_description = "serial 1 dma rec",
#else
          .dma_in_enabled = 0,
          .dma_in_enabled = 0,
          .dma_in_nbr = UINT_MAX,
          .dma_in_irq_nbr = 0,
          .dma_in_irq_flags = 0,
          .dma_in_irq_description = NULL,
#endif
#else
          .enabled  = 0,
          .io_if_description = NULL,
          .dma_in_irq_nbr = 0,
          .dma_out_enabled = 0,
          .dma_in_enabled = 0
#endif
},  /* ttyS1 */

        { .baud        = DEF_BAUD,
          .ioport        = (unsigned char *)R_SERIAL2_CTRL,
          .irq         = 1U << 4,  /* uses DMA 2 and 3 */
          .oclrintradr = R_DMA_CH2_CLR_INTR,
          .ofirstadr   = R_DMA_CH2_FIRST,
          .ocmdadr     = R_DMA_CH2_CMD,
          .ostatusadr  = R_DMA_CH2_STATUS,
          .iclrintradr = R_DMA_CH3_CLR_INTR,
          .ifirstadr   = R_DMA_CH3_FIRST,
          .icmdadr     = R_DMA_CH3_CMD,
          .idescradr   = R_DMA_CH3_DESCR,
          .flags       = STD_FLAGS,
          .rx_ctrl     = DEF_RX,
          .tx_ctrl     = DEF_TX,
          .iseteop     = 0,
          .dma_owner   = dma_ser2,
          .io_if       = if_serial_2,
#ifdef CONFIG_ETRAX_SERIAL_PORT2
          .enabled  = 1,
          .io_if_description = "ser2",
#ifdef CONFIG_ETRAX_SERIAL_PORT2_DMA2_OUT
          .dma_out_enabled = 1,
          .dma_out_nbr = SER2_TX_DMA_NBR,
          .dma_out_irq_nbr = SER2_DMA_TX_IRQ_NBR,
          .dma_out_irq_flags = IRQF_DISABLED,
          .dma_out_irq_description = "serial 2 dma tr",
#else
          .dma_out_enabled = 0,
          .dma_out_nbr = UINT_MAX,
          .dma_out_irq_nbr = 0,
          .dma_out_irq_flags = 0,
          .dma_out_irq_description = NULL,
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT2_DMA3_IN
          .dma_in_enabled = 1,
          .dma_in_nbr = SER2_RX_DMA_NBR,
          .dma_in_irq_nbr = SER2_DMA_RX_IRQ_NBR,
          .dma_in_irq_flags = IRQF_DISABLED,
          .dma_in_irq_description = "serial 2 dma rec",
#else
          .dma_in_enabled = 0,
          .dma_in_nbr = UINT_MAX,
          .dma_in_irq_nbr = 0,
          .dma_in_irq_flags = 0,
          .dma_in_irq_description = NULL,
#endif
#else
          .enabled  = 0,
          .io_if_description = NULL,
          .dma_out_enabled = 0,
          .dma_in_enabled = 0
#endif
 },  /* ttyS2 */

        { .baud        = DEF_BAUD,
          .ioport        = (unsigned char *)R_SERIAL3_CTRL,
          .irq         = 1U << 8,  /* uses DMA 4 and 5 */
          .oclrintradr = R_DMA_CH4_CLR_INTR,
          .ofirstadr   = R_DMA_CH4_FIRST,
          .ocmdadr     = R_DMA_CH4_CMD,
          .ostatusadr  = R_DMA_CH4_STATUS,
          .iclrintradr = R_DMA_CH5_CLR_INTR,
          .ifirstadr   = R_DMA_CH5_FIRST,
          .icmdadr     = R_DMA_CH5_CMD,
          .idescradr   = R_DMA_CH5_DESCR,
          .flags       = STD_FLAGS,
          .rx_ctrl     = DEF_RX,
          .tx_ctrl     = DEF_TX,
          .iseteop     = 1,
          .dma_owner   = dma_ser3,
          .io_if       = if_serial_3,
#ifdef CONFIG_ETRAX_SERIAL_PORT3
          .enabled  = 1,
          .io_if_description = "ser3",
#ifdef CONFIG_ETRAX_SERIAL_PORT3_DMA4_OUT
          .dma_out_enabled = 1,
          .dma_out_nbr = SER3_TX_DMA_NBR,
          .dma_out_irq_nbr = SER3_DMA_TX_IRQ_NBR,
          .dma_out_irq_flags = IRQF_DISABLED,
          .dma_out_irq_description = "serial 3 dma tr",
#else
          .dma_out_enabled = 0,
          .dma_out_nbr = UINT_MAX,
          .dma_out_irq_nbr = 0,
          .dma_out_irq_flags = 0,
          .dma_out_irq_description = NULL,
#endif
#ifdef CONFIG_ETRAX_SERIAL_PORT3_DMA5_IN
          .dma_in_enabled = 1,
          .dma_in_nbr = SER3_RX_DMA_NBR,
          .dma_in_irq_nbr = SER3_DMA_RX_IRQ_NBR,
          .dma_in_irq_flags = IRQF_DISABLED,
          .dma_in_irq_description = "serial 3 dma rec",
#else
          .dma_in_enabled = 0,
          .dma_in_nbr = UINT_MAX,
          .dma_in_irq_nbr = 0,
          .dma_in_irq_flags = 0,
          .dma_in_irq_description = NULL
#endif
#else
          .enabled  = 0,
          .io_if_description = NULL,
          .dma_out_enabled = 0,
          .dma_in_enabled = 0
#endif
 }   /* ttyS3 */
#endif
};


#define NR_PORTS (sizeof(rs_table)/sizeof(struct e100_serial))

static struct ktermios *serial_termios[NR_PORTS];
#ifdef CONFIG_ETRAX_SERIAL_FAST_TIMER
static struct fast_timer fast_timers[NR_PORTS];
#endif

#ifdef CONFIG_ETRAX_SERIAL_PROC_ENTRY
#define PROCSTAT(x) x
struct ser_statistics_type {
        int overrun_cnt;
        int early_errors_cnt;
        int ser_ints_ok_cnt;
        int errors_cnt;
        unsigned long int processing_flip;
        unsigned long processing_flip_still_room;
        unsigned long int timeout_flush_cnt;
        int rx_dma_ints;
        int tx_dma_ints;
        int rx_tot;
        int tx_tot;
};

static struct ser_statistics_type ser_stat[NR_PORTS];

#else

#define PROCSTAT(x)

#endif /* CONFIG_ETRAX_SERIAL_PROC_ENTRY */

/* RS-485 */
#if defined(CONFIG_ETRAX_RS485)
#ifdef CONFIG_ETRAX_FAST_TIMER
static struct fast_timer fast_timers_rs485[NR_PORTS];
#endif
#if defined(CONFIG_ETRAX_RS485_ON_PA)
static int rs485_pa_bit = CONFIG_ETRAX_RS485_ON_PA_BIT;
#endif
#if defined(CONFIG_ETRAX_RS485_ON_PORT_G)
static int rs485_port_g_bit = CONFIG_ETRAX_RS485_ON_PORT_G_BIT;
#endif
#endif

/* Info and macros needed for each ports extra control/status signals. */
#define E100_STRUCT_PORT(line, pinname) \
 ((CONFIG_ETRAX_SER##line##_##pinname##_ON_PA_BIT >= 0)? \
                (R_PORT_PA_DATA): ( \
 (CONFIG_ETRAX_SER##line##_##pinname##_ON_PB_BIT >= 0)? \
                (R_PORT_PB_DATA):&dummy_ser[line]))

#define E100_STRUCT_SHADOW(line, pinname) \
 ((CONFIG_ETRAX_SER##line##_##pinname##_ON_PA_BIT >= 0)? \
                (&port_pa_data_shadow): ( \
 (CONFIG_ETRAX_SER##line##_##pinname##_ON_PB_BIT >= 0)? \
                (&port_pb_data_shadow):&dummy_ser[line]))
#define E100_STRUCT_MASK(line, pinname) \
 ((CONFIG_ETRAX_SER##line##_##pinname##_ON_PA_BIT >= 0)? \
                (1<<CONFIG_ETRAX_SER##line##_##pinname##_ON_PA_BIT): ( \
 (CONFIG_ETRAX_SER##line##_##pinname##_ON_PB_BIT >= 0)? \
                (1<<CONFIG_ETRAX_SER##line##_##pinname##_ON_PB_BIT):DUMMY_##pinname##_MASK))

#define DUMMY_DTR_MASK 1
#define DUMMY_RI_MASK  2
#define DUMMY_DSR_MASK 4
#define DUMMY_CD_MASK  8
static unsigned char dummy_ser[NR_PORTS] = {0xFF, 0xFF, 0xFF,0xFF};

/* If not all status pins are used or disabled, use mixed mode */
#ifdef CONFIG_ETRAX_SERIAL_PORT0

#define SER0_PA_BITSUM (CONFIG_ETRAX_SER0_DTR_ON_PA_BIT+CONFIG_ETRAX_SER0_RI_ON_PA_BIT+CONFIG_ETRAX_SER0_DSR_ON_PA_BIT+CONFIG_ETRAX_SER0_CD_ON_PA_BIT)

#if SER0_PA_BITSUM != -4
#  if CONFIG_ETRAX_SER0_DTR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER0_RI_ON_PA_BIT == -1
#   ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER0_DSR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER0_CD_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#define SER0_PB_BITSUM (CONFIG_ETRAX_SER0_DTR_ON_PB_BIT+CONFIG_ETRAX_SER0_RI_ON_PB_BIT+CONFIG_ETRAX_SER0_DSR_ON_PB_BIT+CONFIG_ETRAX_SER0_CD_ON_PB_BIT)

#if SER0_PB_BITSUM != -4
#  if CONFIG_ETRAX_SER0_DTR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER0_RI_ON_PB_BIT == -1
#   ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER0_DSR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER0_CD_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#endif /* PORT0 */


#ifdef CONFIG_ETRAX_SERIAL_PORT1

#define SER1_PA_BITSUM (CONFIG_ETRAX_SER1_DTR_ON_PA_BIT+CONFIG_ETRAX_SER1_RI_ON_PA_BIT+CONFIG_ETRAX_SER1_DSR_ON_PA_BIT+CONFIG_ETRAX_SER1_CD_ON_PA_BIT)

#if SER1_PA_BITSUM != -4
#  if CONFIG_ETRAX_SER1_DTR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER1_RI_ON_PA_BIT == -1
#   ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER1_DSR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER1_CD_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#define SER1_PB_BITSUM (CONFIG_ETRAX_SER1_DTR_ON_PB_BIT+CONFIG_ETRAX_SER1_RI_ON_PB_BIT+CONFIG_ETRAX_SER1_DSR_ON_PB_BIT+CONFIG_ETRAX_SER1_CD_ON_PB_BIT)

#if SER1_PB_BITSUM != -4
#  if CONFIG_ETRAX_SER1_DTR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER1_RI_ON_PB_BIT == -1
#   ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER1_DSR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER1_CD_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#endif /* PORT1 */

#ifdef CONFIG_ETRAX_SERIAL_PORT2

#define SER2_PA_BITSUM (CONFIG_ETRAX_SER2_DTR_ON_PA_BIT+CONFIG_ETRAX_SER2_RI_ON_PA_BIT+CONFIG_ETRAX_SER2_DSR_ON_PA_BIT+CONFIG_ETRAX_SER2_CD_ON_PA_BIT)

#if SER2_PA_BITSUM != -4
#  if CONFIG_ETRAX_SER2_DTR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER2_RI_ON_PA_BIT == -1
#   ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER2_DSR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER2_CD_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#define SER2_PB_BITSUM (CONFIG_ETRAX_SER2_DTR_ON_PB_BIT+CONFIG_ETRAX_SER2_RI_ON_PB_BIT+CONFIG_ETRAX_SER2_DSR_ON_PB_BIT+CONFIG_ETRAX_SER2_CD_ON_PB_BIT)

#if SER2_PB_BITSUM != -4
#  if CONFIG_ETRAX_SER2_DTR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER2_RI_ON_PB_BIT == -1
#   ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER2_DSR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER2_CD_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#endif /* PORT2 */

#ifdef CONFIG_ETRAX_SERIAL_PORT3

#define SER3_PA_BITSUM (CONFIG_ETRAX_SER3_DTR_ON_PA_BIT+CONFIG_ETRAX_SER3_RI_ON_PA_BIT+CONFIG_ETRAX_SER3_DSR_ON_PA_BIT+CONFIG_ETRAX_SER3_CD_ON_PA_BIT)

#if SER3_PA_BITSUM != -4
#  if CONFIG_ETRAX_SER3_DTR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER3_RI_ON_PA_BIT == -1
#   ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER3_DSR_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER3_CD_ON_PA_BIT == -1
#    ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#define SER3_PB_BITSUM (CONFIG_ETRAX_SER3_DTR_ON_PB_BIT+CONFIG_ETRAX_SER3_RI_ON_PB_BIT+CONFIG_ETRAX_SER3_DSR_ON_PB_BIT+CONFIG_ETRAX_SER3_CD_ON_PB_BIT)

#if SER3_PB_BITSUM != -4
#  if CONFIG_ETRAX_SER3_DTR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#    endif
#   endif
# if CONFIG_ETRAX_SER3_RI_ON_PB_BIT == -1
#   ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#     define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#   endif
#  endif
#  if CONFIG_ETRAX_SER3_DSR_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#  if CONFIG_ETRAX_SER3_CD_ON_PB_BIT == -1
#    ifndef CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED
#      define CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED 1
#    endif
#  endif
#endif

#endif /* PORT3 */


#if defined(CONFIG_ETRAX_SER0_DTR_RI_DSR_CD_MIXED) || \
    defined(CONFIG_ETRAX_SER1_DTR_RI_DSR_CD_MIXED) || \
    defined(CONFIG_ETRAX_SER2_DTR_RI_DSR_CD_MIXED) || \
    defined(CONFIG_ETRAX_SER3_DTR_RI_DSR_CD_MIXED)
#define CONFIG_ETRAX_SERX_DTR_RI_DSR_CD_MIXED
#endif

#ifdef CONFIG_ETRAX_SERX_DTR_RI_DSR_CD_MIXED
/* The pins can be mixed on PA and PB */
#define CONTROL_PINS_PORT_NOT_USED(line) \
  &dummy_ser[line], &dummy_ser[line], \
  &dummy_ser[line], &dummy_ser[line], \
  &dummy_ser[line], &dummy_ser[line], \
  &dummy_ser[line], &dummy_ser[line], \
  DUMMY_DTR_MASK, DUMMY_RI_MASK, DUMMY_DSR_MASK, DUMMY_CD_MASK


struct control_pins
{
        volatile unsigned char *dtr_port;
        unsigned char          *dtr_shadow;
        volatile unsigned char *ri_port;
        unsigned char          *ri_shadow;
        volatile unsigned char *dsr_port;
        unsigned char          *dsr_shadow;
        volatile unsigned char *cd_port;
        unsigned char          *cd_shadow;

        unsigned char dtr_mask;
        unsigned char ri_mask;
        unsigned char dsr_mask;
        unsigned char cd_mask;
};

static const struct control_pins e100_modem_pins[NR_PORTS] =
{
        /* Ser 0 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT0
        E100_STRUCT_PORT(0,DTR), E100_STRUCT_SHADOW(0,DTR),
        E100_STRUCT_PORT(0,RI),  E100_STRUCT_SHADOW(0,RI),
        E100_STRUCT_PORT(0,DSR), E100_STRUCT_SHADOW(0,DSR),
        E100_STRUCT_PORT(0,CD),  E100_STRUCT_SHADOW(0,CD),
        E100_STRUCT_MASK(0,DTR),
        E100_STRUCT_MASK(0,RI),
        E100_STRUCT_MASK(0,DSR),
        E100_STRUCT_MASK(0,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(0)
#endif
        },

        /* Ser 1 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT1
        E100_STRUCT_PORT(1,DTR), E100_STRUCT_SHADOW(1,DTR),
        E100_STRUCT_PORT(1,RI),  E100_STRUCT_SHADOW(1,RI),
        E100_STRUCT_PORT(1,DSR), E100_STRUCT_SHADOW(1,DSR),
        E100_STRUCT_PORT(1,CD),  E100_STRUCT_SHADOW(1,CD),
        E100_STRUCT_MASK(1,DTR),
        E100_STRUCT_MASK(1,RI),
        E100_STRUCT_MASK(1,DSR),
        E100_STRUCT_MASK(1,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(1)
#endif
        },

        /* Ser 2 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT2
        E100_STRUCT_PORT(2,DTR), E100_STRUCT_SHADOW(2,DTR),
        E100_STRUCT_PORT(2,RI),  E100_STRUCT_SHADOW(2,RI),
        E100_STRUCT_PORT(2,DSR), E100_STRUCT_SHADOW(2,DSR),
        E100_STRUCT_PORT(2,CD),  E100_STRUCT_SHADOW(2,CD),
        E100_STRUCT_MASK(2,DTR),
        E100_STRUCT_MASK(2,RI),
        E100_STRUCT_MASK(2,DSR),
        E100_STRUCT_MASK(2,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(2)
#endif
        },

        /* Ser 3 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT3
        E100_STRUCT_PORT(3,DTR), E100_STRUCT_SHADOW(3,DTR),
        E100_STRUCT_PORT(3,RI),  E100_STRUCT_SHADOW(3,RI),
        E100_STRUCT_PORT(3,DSR), E100_STRUCT_SHADOW(3,DSR),
        E100_STRUCT_PORT(3,CD),  E100_STRUCT_SHADOW(3,CD),
        E100_STRUCT_MASK(3,DTR),
        E100_STRUCT_MASK(3,RI),
        E100_STRUCT_MASK(3,DSR),
        E100_STRUCT_MASK(3,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(3)
#endif
        }
};
#else  /* CONFIG_ETRAX_SERX_DTR_RI_DSR_CD_MIXED */

/* All pins are on either PA or PB for each serial port */
#define CONTROL_PINS_PORT_NOT_USED(line) \
  &dummy_ser[line], &dummy_ser[line], \
  DUMMY_DTR_MASK, DUMMY_RI_MASK, DUMMY_DSR_MASK, DUMMY_CD_MASK


struct control_pins
{
        volatile unsigned char *port;
        unsigned char          *shadow;

        unsigned char dtr_mask;
        unsigned char ri_mask;
        unsigned char dsr_mask;
        unsigned char cd_mask;
};

#define dtr_port port
#define dtr_shadow shadow
#define ri_port port
#define ri_shadow shadow
#define dsr_port port
#define dsr_shadow shadow
#define cd_port port
#define cd_shadow shadow

static const struct control_pins e100_modem_pins[NR_PORTS] =
{
        /* Ser 0 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT0
        E100_STRUCT_PORT(0,DTR), E100_STRUCT_SHADOW(0,DTR),
        E100_STRUCT_MASK(0,DTR),
        E100_STRUCT_MASK(0,RI),
        E100_STRUCT_MASK(0,DSR),
        E100_STRUCT_MASK(0,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(0)
#endif
        },

        /* Ser 1 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT1
        E100_STRUCT_PORT(1,DTR), E100_STRUCT_SHADOW(1,DTR),
        E100_STRUCT_MASK(1,DTR),
        E100_STRUCT_MASK(1,RI),
        E100_STRUCT_MASK(1,DSR),
        E100_STRUCT_MASK(1,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(1)
#endif
        },

        /* Ser 2 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT2
        E100_STRUCT_PORT(2,DTR), E100_STRUCT_SHADOW(2,DTR),
        E100_STRUCT_MASK(2,DTR),
        E100_STRUCT_MASK(2,RI),
        E100_STRUCT_MASK(2,DSR),
        E100_STRUCT_MASK(2,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(2)
#endif
        },

        /* Ser 3 */
        {
#ifdef CONFIG_ETRAX_SERIAL_PORT3
        E100_STRUCT_PORT(3,DTR), E100_STRUCT_SHADOW(3,DTR),
        E100_STRUCT_MASK(3,DTR),
        E100_STRUCT_MASK(3,RI),
        E100_STRUCT_MASK(3,DSR),
        E100_STRUCT_MASK(3,CD)
#else
        CONTROL_PINS_PORT_NOT_USED(3)
#endif
        }
};
#endif /* !CONFIG_ETRAX_SERX_DTR_RI_DSR_CD_MIXED */

#define E100_RTS_MASK 0x20
#define E100_CTS_MASK 0x40

/* All serial port signals are active low:
 * active   = 0 -> 3.3V to RS-232 driver -> -12V on RS-232 level
 * inactive = 1 -> 0V   to RS-232 driver -> +12V on RS-232 level
 *
 * These macros returns the pin value: 0=0V, >=1 = 3.3V on ETRAX chip
 */

/* Output */
#define E100_RTS_GET(info) ((info)->rx_ctrl & E100_RTS_MASK)
/* Input */
#define E100_CTS_GET(info) ((info)->ioport[REG_STATUS] & E100_CTS_MASK)

/* These are typically PA or PB and 0 means 0V, 1 means 3.3V */
/* Is an output */
#define E100_DTR_GET(info) ((*e100_modem_pins[(info)->line].dtr_shadow) & e100_modem_pins[(info)->line].dtr_mask)

/* Normally inputs */
#define E100_RI_GET(info) ((*e100_modem_pins[(info)->line].ri_port) & e100_modem_pins[(info)->line].ri_mask)
#define E100_CD_GET(info) ((*e100_modem_pins[(info)->line].cd_port) & e100_modem_pins[(info)->line].cd_mask)

/* Input */
#define E100_DSR_GET(info) ((*e100_modem_pins[(info)->line].dsr_port) & e100_modem_pins[(info)->line].dsr_mask)


/*
 * tmp_buf is used as a temporary buffer by serial_write.  We need to
 * lock it in case the memcpy_fromfs blocks while swapping in a page,
 * and some other program tries to do a serial write at the same time.
 * Since the lock will only come under contention when the system is
 * swapping and available memory is low, it makes sense to share one
 * buffer across all the serial ports, since it significantly saves
 * memory if large numbers of serial ports are open.
 */
static unsigned char *tmp_buf;
static DEFINE_MUTEX(tmp_buf_mutex);

/* Calculate the chartime depending on baudrate, numbor of bits etc. */
static void update_char_time(struct e100_serial * info)
{
        tcflag_t cflags = info->port.tty->termios->c_cflag;
        int bits;

        /* calc. number of bits / data byte */
        /* databits + startbit and 1 stopbit */
        if ((cflags & CSIZE) == CS7)
                bits = 9;
        else
                bits = 10;

        if (cflags & CSTOPB)     /* 2 stopbits ? */
                bits++;

        if (cflags & PARENB)     /* parity bit ? */
                bits++;

        /* calc timeout */
        info->char_time_usec = ((bits * 1000000) / info->baud) + 1;
        info->flush_time_usec = 4*info->char_time_usec;
        if (info->flush_time_usec < MIN_FLUSH_TIME_USEC)
                info->flush_time_usec = MIN_FLUSH_TIME_USEC;

}

/*
 * This function maps from the Bxxxx defines in asm/termbits.h into real
 * baud rates.
 */

static int
cflag_to_baud(unsigned int cflag)

{
        static int baud_table[] = {
                0, 50, 75, 110, 134, 150, 200, 300, 600, 1200, 1800, 2400,
                4800, 9600, 19200, 38400 };

        static int ext_baud_table[] = {
                0, 57600, 115200, 230400, 460800, 921600, 1843200, 6250000,
                0, 0, 0, 0, 0, 0, 0, 0 };

        if (cflag & CBAUDEX)
                return ext_baud_table[(cflag & CBAUD) & ~CBAUDEX];
        else
                return baud_table[cflag & CBAUD];
}

/* and this maps to an etrax100 hardware baud constant */

static unsigned char
cflag_to_etrax_baud(unsigned int cflag)
{
        char retval;

        static char baud_table[] = {
                -1, -1, -1, -1, -1, -1, -1, 0, 1, 2, -1, 3, 4, 5, 6, 7 };

        static char ext_baud_table[] = {
                -1, 8, 9, 10, 11, 12, 13, 14, -1, -1, -1, -1, -1, -1, -1, -1 };

        if (cflag & CBAUDEX)
                retval = ext_baud_table[(cflag & CBAUD) & ~CBAUDEX];
        else
                retval = baud_table[cflag & CBAUD];

        if (retval < 0) {
                printk(KERN_WARNING "serdriver tried setting invalid baud rate, flags %x.\n", cflag);
                retval = 5; /* choose default 9600 instead */
        }

        return retval | (retval << 4); /* choose same for both TX and RX */
}


/* Various static support functions */

/* Functions to set or clear DTR/RTS on the requested line */
/* It is complicated by the fact that RTS is a serial port register, while
 * DTR might not be implemented in the HW at all, and if it is, it can be on
 * any general port.
 */


static inline void
e100_dtr(struct e100_serial *info, int set)
{
#ifndef CONFIG_SVINTO_SIM
        unsigned char mask = e100_modem_pins[info->line].dtr_mask;

#ifdef SERIAL_DEBUG_IO
        printk("ser%i dtr %i mask: 0x%02X\n", info->line, set, mask);
        printk("ser%i shadow before 0x%02X get: %i\n",
               info->line, *e100_modem_pins[info->line].dtr_shadow,
               E100_DTR_GET(info));
#endif
        /* DTR is active low */
        {
                unsigned long flags;

                local_irq_save(flags);
                *e100_modem_pins[info->line].dtr_shadow &= ~mask;
                *e100_modem_pins[info->line].dtr_shadow |= (set ? 0 : mask);
                *e100_modem_pins[info->line].dtr_port = *e100_modem_pins[info->line].dtr_shadow;
                local_irq_restore(flags);
        }

#ifdef SERIAL_DEBUG_IO
        printk("ser%i shadow after 0x%02X get: %i\n",
               info->line, *e100_modem_pins[info->line].dtr_shadow,
               E100_DTR_GET(info));
#endif
#endif
}

/* set = 0 means 3.3V on the pin, bitvalue: 0=active, 1=inactive
 *                                          0=0V    , 1=3.3V
 */
static inline void
e100_rts(struct e100_serial *info, int set)
{
#ifndef CONFIG_SVINTO_SIM
        unsigned long flags;
        local_irq_save(flags);
        info->rx_ctrl &= ~E100_RTS_MASK;
        info->rx_ctrl |= (set ? 0 : E100_RTS_MASK);  /* RTS is active low */
        info->ioport[REG_REC_CTRL] = info->rx_ctrl;
        local_irq_restore(flags);
#ifdef SERIAL_DEBUG_IO
        printk("ser%i rts %i\n", info->line, set);
#endif
#endif
}


/* If this behaves as a modem, RI and CD is an output */
static inline void
e100_ri_out(struct e100_serial *info, int set)
{
#ifndef CONFIG_SVINTO_SIM
        /* RI is active low */
        {
                unsigned char mask = e100_modem_pins[info->line].ri_mask;
                unsigned long flags;

                local_irq_save(flags);
                *e100_modem_pins[info->line].ri_shadow &= ~mask;
                *e100_modem_pins[info->line].ri_shadow |= (set ? 0 : mask);
                *e100_modem_pins[info->line].ri_port = *e100_modem_pins[info->line].ri_shadow;
                local_irq_restore(flags);
        }
#endif
}
static inline void
e100_cd_out(struct e100_serial *info, int set)
{
#ifndef CONFIG_SVINTO_SIM
        /* CD is active low */
        {
                unsigned char mask = e100_modem_pins[info->line].cd_mask;
                unsigned long flags;

                local_irq_save(flags);
                *e100_modem_pins[info->line].cd_shadow &= ~mask;
                *e100_modem_pins[info->line].cd_shadow |= (set ? 0 : mask);
                *e100_modem_pins[info->line].cd_port = *e100_modem_pins[info->line].cd_shadow;
                local_irq_restore(flags);
        }
#endif
}

static inline void
e100_disable_rx(struct e100_serial *info)
{
#ifndef CONFIG_SVINTO_SIM
        /* disable the receiver */
        info->ioport[REG_REC_CTRL] =
                (info->rx_ctrl &= ~IO_MASK(R_SERIAL0_REC_CTRL, rec_enable));
#endif
}

static inline void
e100_enable_rx(struct e100_serial *info)
{
#ifndef CONFIG_SVINTO_SIM
        /* enable the receiver */
        info->ioport[REG_REC_CTRL] =
                (info->rx_ctrl |= IO_MASK(R_SERIAL0_REC_CTRL, rec_enable));
#endif
}

/* the rx DMA uses both the dma_descr and the dma_eop interrupts */

static inline void
e100_disable_rxdma_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("rxdma_irq(%d): 0\n",info->line);
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ disable_rxdma_irq %i\n", info->line));
        *R_IRQ_MASK2_CLR = (info->irq << 2) | (info->irq << 3);
}

static inline void
e100_enable_rxdma_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("rxdma_irq(%d): 1\n",info->line);
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ enable_rxdma_irq %i\n", info->line));
        *R_IRQ_MASK2_SET = (info->irq << 2) | (info->irq << 3);
}

/* the tx DMA uses only dma_descr interrupt */

static void e100_disable_txdma_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("txdma_irq(%d): 0\n",info->line);
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ disable_txdma_irq %i\n", info->line));
        *R_IRQ_MASK2_CLR = info->irq;
}

static void e100_enable_txdma_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("txdma_irq(%d): 1\n",info->line);
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ enable_txdma_irq %i\n", info->line));
        *R_IRQ_MASK2_SET = info->irq;
}

static void e100_disable_txdma_channel(struct e100_serial *info)
{
        unsigned long flags;

        /* Disable output DMA channel for the serial port in question
         * ( set to something other then serialX)
         */
        local_irq_save(flags);
        DFLOW(DEBUG_LOG(info->line, "disable_txdma_channel %i\n", info->line));
        if (info->line == 0) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma6)) ==
                    IO_STATE(R_GEN_CONFIG, dma6, serial0)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma6);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma6, unused);
                }
        } else if (info->line == 1) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma8)) ==
                    IO_STATE(R_GEN_CONFIG, dma8, serial1)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma8);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma8, usb);
                }
        } else if (info->line == 2) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma2)) ==
                    IO_STATE(R_GEN_CONFIG, dma2, serial2)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma2);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma2, par0);
                }
        } else if (info->line == 3) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma4)) ==
                    IO_STATE(R_GEN_CONFIG, dma4, serial3)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma4);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma4, par1);
                }
        }
        *R_GEN_CONFIG = genconfig_shadow;
        local_irq_restore(flags);
}


static void e100_enable_txdma_channel(struct e100_serial *info)
{
        unsigned long flags;

        local_irq_save(flags);
        DFLOW(DEBUG_LOG(info->line, "enable_txdma_channel %i\n", info->line));
        /* Enable output DMA channel for the serial port in question */
        if (info->line == 0) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma6);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma6, serial0);
        } else if (info->line == 1) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma8);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma8, serial1);
        } else if (info->line == 2) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma2);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma2, serial2);
        } else if (info->line == 3) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma4);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma4, serial3);
        }
        *R_GEN_CONFIG = genconfig_shadow;
        local_irq_restore(flags);
}

static void e100_disable_rxdma_channel(struct e100_serial *info)
{
        unsigned long flags;

        /* Disable input DMA channel for the serial port in question
         * ( set to something other then serialX)
         */
        local_irq_save(flags);
        if (info->line == 0) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma7)) ==
                    IO_STATE(R_GEN_CONFIG, dma7, serial0)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma7);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma7, unused);
                }
        } else if (info->line == 1) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma9)) ==
                    IO_STATE(R_GEN_CONFIG, dma9, serial1)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma9);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma9, usb);
                }
        } else if (info->line == 2) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma3)) ==
                    IO_STATE(R_GEN_CONFIG, dma3, serial2)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma3);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma3, par0);
                }
        } else if (info->line == 3) {
                if ((genconfig_shadow & IO_MASK(R_GEN_CONFIG, dma5)) ==
                    IO_STATE(R_GEN_CONFIG, dma5, serial3)) {
                        genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma5);
                        genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma5, par1);
                }
        }
        *R_GEN_CONFIG = genconfig_shadow;
        local_irq_restore(flags);
}


static void e100_enable_rxdma_channel(struct e100_serial *info)
{
        unsigned long flags;

        local_irq_save(flags);
        /* Enable input DMA channel for the serial port in question */
        if (info->line == 0) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma7);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma7, serial0);
        } else if (info->line == 1) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma9);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma9, serial1);
        } else if (info->line == 2) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma3);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma3, serial2);
        } else if (info->line == 3) {
                genconfig_shadow &=  ~IO_MASK(R_GEN_CONFIG, dma5);
                genconfig_shadow |= IO_STATE(R_GEN_CONFIG, dma5, serial3);
        }
        *R_GEN_CONFIG = genconfig_shadow;
        local_irq_restore(flags);
}

#ifdef SERIAL_HANDLE_EARLY_ERRORS
/* in order to detect and fix errors on the first byte
   we have to use the serial interrupts as well. */

static inline void
e100_disable_serial_data_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("ser_irq(%d): 0\n",info->line);
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ disable data_irq %i\n", info->line));
        *R_IRQ_MASK1_CLR = (1U << (8+2*info->line));
}

static inline void
e100_enable_serial_data_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("ser_irq(%d): 1\n",info->line);
        printk("**** %d = %d\n",
               (8+2*info->line),
               (1U << (8+2*info->line)));
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ enable data_irq %i\n", info->line));
        *R_IRQ_MASK1_SET = (1U << (8+2*info->line));
}
#endif

static inline void
e100_disable_serial_tx_ready_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("ser_tx_irq(%d): 0\n",info->line);
#endif
        DINTR1(DEBUG_LOG(info->line,"IRQ disable ready_irq %i\n", info->line));
        *R_IRQ_MASK1_CLR = (1U << (8+1+2*info->line));
}

static inline void
e100_enable_serial_tx_ready_irq(struct e100_serial *info)
{
#ifdef SERIAL_DEBUG_INTR
        printk("ser_tx_irq(%d): 1\n",info->line);
        printk("**** %d = %d\n",
               (8+1+2*info->line),
               (1U << (8+1+2*info->line)));
#endif
        DINTR2(DEBUG_LOG(info->line,"IRQ enable ready_irq %i\n", info->line));
        *R_IRQ_MASK1_SET = (1U << (8+1+2*info->line));
}

static inline void e100_enable_rx_irq(struct e100_serial *info)
{
        if (info->uses_dma_in)
                e100_enable_rxdma_irq(info);
        else
                e100_enable_serial_data_irq(info);
}
static inline void e100_disable_rx_irq(struct e100_serial *info)
{
        if (info->uses_dma_in)
                e100_disable_rxdma_irq(info);
        else
                e100_disable_serial_data_irq(info);
}

#if defined(CONFIG_ETRAX_RS485)
/* Enable RS-485 mode on selected port. This is UGLY. */
static int
e100_enable_rs485(struct tty_struct *tty,struct rs485_control *r)
{
        struct e100_serial * info = (struct e100_serial *)tty->driver_data;

#if defined(CONFIG_ETRAX_RS485_ON_PA)
        *R_PORT_PA_DATA = port_pa_data_shadow |= (1 << rs485_pa_bit);
#endif
#if defined(CONFIG_ETRAX_RS485_ON_PORT_G)
        REG_SHADOW_SET(R_PORT_G_DATA,  port_g_data_shadow,
                       rs485_port_g_bit, 1);
#endif
#if defined(CONFIG_ETRAX_RS485_LTC1387)
        REG_SHADOW_SET(R_PORT_G_DATA, port_g_data_shadow,
                       CONFIG_ETRAX_RS485_LTC1387_DXEN_PORT_G_BIT, 1);
        REG_SHADOW_SET(R_PORT_G_DATA, port_g_data_shadow,
                       CONFIG_ETRAX_RS485_LTC1387_RXEN_PORT_G_BIT, 1);
#endif

        info->rs485.rts_on_send = 0x01 & r->rts_on_send;
        info->rs485.rts_after_sent = 0x01 & r->rts_after_sent;
        if (r->delay_rts_before_send >= 1000)
                info->rs485.delay_rts_before_send = 1000;
        else
                info->rs485.delay_rts_before_send = r->delay_rts_before_send;
        info->rs485.enabled = r->enabled;
/*      printk("rts: on send = %i, after = %i, enabled = %i",
                    info->rs485.rts_on_send,
                    info->rs485.rts_after_sent,
                    info->rs485.enabled
        );
*/
        return 0;
}

static int
e100_write_rs485(struct tty_struct *tty,
                 const unsigned char *buf, int count)
{
        struct e100_serial * info = (struct e100_serial *)tty->driver_data;
        int old_enabled = info->rs485.enabled;

        /* rs485 is always implicitly enabled if we're using the ioctl()
         * but it doesn't have to be set in the rs485_control
         * (to be backward compatible with old apps)
         * So we store, set and restore it.
         */
        info->rs485.enabled = 1;
        /* rs_write now deals with RS485 if enabled */
        count = rs_write(tty, buf, count);
        info->rs485.enabled = old_enabled;
        return count;
}

#ifdef CONFIG_ETRAX_FAST_TIMER
/* Timer function to toggle RTS when using FAST_TIMER */
static void rs485_toggle_rts_timer_function(unsigned long data)
{
        struct e100_serial *info = (struct e100_serial *)data;

        fast_timers_rs485[info->line].function = NULL;
        e100_rts(info, info->rs485.rts_after_sent);
#if defined(CONFIG_ETRAX_RS485_DISABLE_RECEIVER)
        e100_enable_rx(info);
        e100_enable_rx_irq(info);
#endif
}
#endif
#endif /* CONFIG_ETRAX_RS485 */

/*
 * ------------------------------------------------------------
 * rs_stop() and rs_start()
 *
 * This routines are called before setting or resetting tty->stopped.
 * They enable or disable transmitter using the XOFF registers, as necessary.
 * ------------------------------------------------------------
 */

static void
rs_stop(struct tty_struct *tty)
{
        struct e100_serial *info = (struct e100_serial *)tty->driver_data;
        if (info) {
                unsigned long flags;
                unsigned long xoff;

                local_irq_save(flags);
                DFLOW(DEBUG_LOG(info->line, "XOFF rs_stop xmit %i\n",
                                CIRC_CNT(info->xmit.head,
                                         info->xmit.tail,SERIAL_XMIT_SIZE)));

                xoff = IO_FIELD(R_SERIAL0_XOFF, xoff_char,
                                STOP_CHAR(info->port.tty));
                xoff |= IO_STATE(R_SERIAL0_XOFF, tx_stop, stop);
                if (tty->termios->c_iflag & IXON ) {
                        xoff |= IO_STATE(R_SERIAL0_XOFF, auto_xoff, enable);
                }

                *((unsigned long *)&info->ioport[REG_XOFF]) = xoff;
                local_irq_restore(flags);
        }
}

static void
rs_start(struct tty_struct *tty)
{
        struct e100_serial *info = (struct e100_serial *)tty->driver_data;
        if (info) {
                unsigned long flags;
                unsigned long xoff;

                local_irq_save(flags);
                DFLOW(DEBUG_LOG(info->line, "XOFF rs_start xmit %i\n",
                                CIRC_CNT(info->xmit.head,
                                         info->xmit.tail,SERIAL_XMIT_SIZE)));
                xoff = IO_FIELD(R_SERIAL0_XOFF, xoff_char, STOP_CHAR(tty));
                xoff |= IO_STATE(R_SERIAL0_XOFF, tx_stop, enable);
                if (tty->termios->c_iflag & IXON ) {
                        xoff |= IO_STATE(R_SERIAL0_XOFF, auto_xoff, enable);
                }

                *((unsigned long *)&info->ioport[REG_XOFF]) = xoff;
                if (!info->uses_dma_out &&
                    info->xmit.head != info->xmit.tail && info->xmit.buf)
                        e100_enable_serial_tx_ready_irq(info);

                local_irq_restore(flags);
        }
}

/*
 * ----------------------------------------------------------------------
 *
 * Here starts the interrupt handling routines.  All of the following
 * subroutines are declared as inline and are folded into
 * rs_interrupt().  They were separated out for readability's sake.
 *
 * Note: rs_interrupt() is a "fast" interrupt, which means that it
 * runs with interrupts turned off.  People who may want to modify
 * rs_interrupt() should try to keep the interrupt handler as fast as
 * possible.  After you are done making modifications, it is not a bad
 * idea to do:
 *
 * gcc -S -DKERNEL -Wall -Wstrict-prototypes -O6 -fomit-frame-pointer serial.c
 *
 * and look at the resulting assemble code in serial.s.
 *
 *                              - Ted Ts'o (tytso@mit.edu), 7-Mar-93
 * -----------------------------------------------------------------------
 */

/*
 * This routine is used by the interrupt handler to schedule
 * processing in the software interrupt portion of the driver.
 */
static void rs_sched_event(struct e100_serial *info, int event)
{
        if (info->event & (1 << event))
                return;
        info->event |= 1 << event;
        schedule_work(&info->work);
}

/* The output DMA channel is free - use it to send as many chars as possible
 * NOTES:
 *   We don't pay attention to info->x_char, which means if the TTY wants to
 *   use XON/XOFF it will set info->x_char but we won't send any X char!
 *
 *   To implement this, we'd just start a DMA send of 1 byte pointing at a
 *   buffer containing the X char, and skip updating xmit. We'd also have to
 *   check if the last sent char was the X char when we enter this function
 *   the next time, to avoid updating xmit with the sent X value.
 */

static void
transmit_chars_dma(struct e100_serial *info)
{
        unsigned int c, sentl;
        struct etrax_dma_descr *descr;

#ifdef CONFIG_SVINTO_SIM
        /* This will output too little if tail is not 0 always since
         * we don't reloop to send the other part. Anyway this SHOULD be a
         * no-op - transmit_chars_dma would never really be called during sim
         * since rs_write does not write into the xmit buffer then.
         */
        if (info->xmit.tail)
                printk("Error in serial.c:transmit_chars-dma(), tail!=0\n");
        if (info->xmit.head != info->xmit.tail) {
                SIMCOUT(info->xmit.buf + info->xmit.tail,
                        CIRC_CNT(info->xmit.head,
                                 info->xmit.tail,
                                 SERIAL_XMIT_SIZE));
                info->xmit.head = info->xmit.tail;  /* move back head */
                info->tr_running = 0;
        }
        return;
#endif
        /* acknowledge both dma_descr and dma_eop irq in R_DMA_CHx_CLR_INTR */
        *info->oclrintradr =
                IO_STATE(R_DMA_CH6_CLR_INTR, clr_descr, do) |
                IO_STATE(R_DMA_CH6_CLR_INTR, clr_eop, do);

#ifdef SERIAL_DEBUG_INTR
        if (info->line == SERIAL_DEBUG_LINE)
                printk("tc\n");
#endif
        if (!info->tr_running) {
                /* weirdo... we shouldn't get here! */
                printk(KERN_WARNING "Achtung: transmit_chars_dma with !tr_running\n");
                return;
        }

        descr = &info->tr_descr;

        /* first get the amount of bytes sent during the last DMA transfer,
           and update xmit accordingly */

        /* if the stop bit was not set, all data has been sent */
        if (!(descr->status & d_stop)) {
                sentl = descr->sw_len;
        } else
                /* otherwise we find the amount of data sent here */
                sentl = descr->hw_len;

        DFLOW(DEBUG_LOG(info->line, "TX %i done\n", sentl));

        /* update stats */
        info->icount.tx += sentl;

        /* update xmit buffer */
        info->xmit.tail = (info->xmit.tail + sentl) & (SERIAL_XMIT_SIZE - 1);

        /* if there is only a few chars left in the buf, wake up the blocked
           write if any */
        if (CIRC_CNT(info->xmit.head,
                     info->xmit.tail,
                     SERIAL_XMIT_SIZE) < WAKEUP_CHARS)
                rs_sched_event(info, RS_EVENT_WRITE_WAKEUP);

        /* find out the largest amount of consecutive bytes we want to send now */

        c = CIRC_CNT_TO_END(info->xmit.head, info->xmit.tail, SERIAL_XMIT_SIZE);

        /* Don't send all in one DMA transfer - divide it so we wake up
         * application before all is sent
         */

        if (c >= 4*WAKEUP_CHARS)
                c = c/2;

        if (c <= 0) {
                /* our job here is done, don't schedule any new DMA transfer */
                info->tr_running = 0;

#if defined(CONFIG_ETRAX_RS485) && defined(CONFIG_ETRAX_FAST_TIMER)
                if (info->rs485.enabled) {
                        /* Set a short timer to toggle RTS */
                        start_one_shot_timer(&fast_timers_rs485[info->line],
                                             rs485_toggle_rts_timer_function,
                                             (unsigned long)info,
                                             info->char_time_usec*2,
                                             "RS-485");
                }
#endif /* RS485 */
                return;
        }

        /* ok we can schedule a dma send of c chars starting at info->xmit.tail */
        /* set up the descriptor correctly for output */
        DFLOW(DEBUG_LOG(info->line, "TX %i\n", c));
        descr->ctrl = d_int | d_eol | d_wait; /* Wait needed for tty_wait_until_sent() */
        descr->sw_len = c;
        descr->buf = virt_to_phys(info->xmit.buf + info->xmit.tail);
        descr->status = 0;

        *info->ofirstadr = virt_to_phys(descr); /* write to R_DMAx_FIRST */
        *info->ocmdadr = IO_STATE(R_DMA_CH6_CMD, cmd, start);

        /* DMA is now running (hopefully) */
} /* transmit_chars_dma */

static void
start_transmit(struct e100_serial *info)
{
#if 0
        if (info->line == SERIAL_DEBUG_LINE)
                printk("x\n");
#endif

        info->tr_descr.sw_len = 0;
        info->tr_descr.hw_len = 0;
        info->tr_descr.status = 0;
        info->tr_running = 1;
        if (info->uses_dma_out)
                transmit_chars_dma(info);
        else
                e100_enable_serial_tx_ready_irq(info);
} /* start_transmit */

#ifdef CONFIG_ETRAX_SERIAL_FAST_TIMER
static int serial_fast_timer_started = 0;
static int serial_fast_timer_expired = 0;
static void flush_timeout_function(unsigned long data);
#define START_FLUSH_FAST_TIMER_TIME(info, string, usec) {\
  unsigned long timer_flags; \
  local_irq_save(timer_flags); \
  if (fast_timers[info->line].function == NULL) { \
    serial_fast_timer_started++; \
    TIMERD(DEBUG_LOG(info->line, "start_timer %i ", info->line)); \
    TIMERD(DEBUG_LOG(info->line, "num started: %i\n", serial_fast_timer_started)); \
    start_one_shot_timer(&fast_timers[info->line], \
                         flush_timeout_function, \
                         (unsigned long)info, \
                         (usec), \
                         string); \
  } \
  else { \
    TIMERD(DEBUG_LOG(info->line, "timer %i already running\n", info->line)); \
  } \
  local_irq_restore(timer_flags); \
}
#define START_FLUSH_FAST_TIMER(info, string) START_FLUSH_FAST_TIMER_TIME(info, string, info->flush_time_usec)

#else
#define START_FLUSH_FAST_TIMER_TIME(info, string, usec)
#define START_FLUSH_FAST_TIMER(info, string)
#endif

static struct etrax_recv_buffer *
alloc_recv_buffer(unsigned int size)
{
        struct etrax_recv_buffer *buffer;

        if (!(buffer = kmalloc(sizeof *buffer + size, GFP_ATOMIC)))
                return NULL;

        buffer->next = NULL;
        buffer->length = 0;
        buffer->error = TTY_NORMAL;

        return buffer;
}

static void
append_recv_buffer(struct e100_serial *info, struct etrax_recv_buffer *buffer)
{
        unsigned long flags;

        local_irq_save(flags);

        if (!info->first_recv_buffer)
                info->first_recv_buffer = buffer;
        else
                info->last_recv_buffer->next = buffer;

        info->last_recv_buffer = buffer;

        info->recv_cnt += buffer->length;
        if (info->recv_cnt > info->max_recv_cnt)
                info->max_recv_cnt = info->recv_cnt;

        local_irq_restore(flags);
}

static int
add_char_and_flag(struct e100_serial *info, unsigned char data, unsigned char flag)
{
        struct etrax_recv_buffer *buffer;
        if (info->uses_dma_in) {
                if (!(buffer = alloc_recv_buffer(4)))
                        return 0;

                buffer->length = 1;
                buffer->error = flag;
                buffer->buffer[0] = data;

                append_recv_buffer(info, buffer);

                info->icount.rx++;
        } else {
                struct tty_struct *tty = info->port.tty;
                tty_insert_flip_char(tty, data, flag);
                info->icount.rx++;
        }

        return 1;
}

static unsigned int handle_descr_data(struct e100_serial *info,
                                      struct etrax_dma_descr *descr,
                                      unsigned int recvl)
{
        struct etrax_recv_buffer *buffer = phys_to_virt(descr->buf) - sizeof *buffer;

        if (info->recv_cnt + recvl > 65536) {
                printk(KERN_CRIT
                       "%s: Too much pending incoming serial data! Dropping %u bytes.\n", __func__, recvl);
                return 0;
        }

        buffer->length = recvl;

        if (info->errorcode == ERRCODE_SET_BREAK)
                buffer->error = TTY_BREAK;
        info->errorcode = 0;

        append_recv_buffer(info, buffer);

        if (!(buffer = alloc_recv_buffer(SERIAL_DESCR_BUF_SIZE)))
                panic("%s: Failed to allocate memory for receive buffer!\n", __func__);

        descr->buf = virt_to_phys(buffer->buffer);

        return recvl;
}

static unsigned int handle_all_descr_data(struct e100_serial *info)
{
        struct etrax_dma_descr *descr;
        unsigned int recvl;
        unsigned int ret = 0;

        while (1)
        {
                descr = &info->rec_descr[info->cur_rec_descr];

                if (descr == phys_to_virt(*info->idescradr))
                        break;

                if (++info->cur_rec_descr == SERIAL_RECV_DESCRIPTORS)
                        info->cur_rec_descr = 0;

                /* find out how many bytes were read */

                /* if the eop bit was not set, all data has been received */
                if (!(descr->status & d_eop)) {
                        recvl = descr->sw_len;
                } else {
                        /* otherwise we find the amount of data received here */
                        recvl = descr->hw_len;
                }

                /* Reset the status information */
                descr->status = 0;

                DFLOW(  DEBUG_LOG(info->line, "RX %lu\n", recvl);
                        if (info->port.tty->stopped) {
                                unsigned char *buf = phys_to_virt(descr->buf);
                                DEBUG_LOG(info->line, "rx 0x%02X\n", buf[0]);
                                DEBUG_LOG(info->line, "rx 0x%02X\n", buf[1]);
                                DEBUG_LOG(info->line, "rx 0x%02X\n", buf[2]);
                        }
                        );

                /* update stats */
                info->icount.rx += recvl;

                ret += handle_descr_data(info, descr, recvl);
        }

        return ret;
}

static void receive_chars_dma(struct e100_serial *info)
{
        struct tty_struct *tty;
        unsigned char rstat;

#ifdef CONFIG_SVINTO_SIM
        /* No receive in the simulator.  Will probably be when the rest of
         * the serial interface works, and this piece will just be removed.
         */
        return;
#endif

        /* Acknowledge both dma_descr and dma_eop irq in R_DMA_CHx_CLR_INTR */
        *info->iclrintradr =
                IO_STATE(R_DMA_CH6_CLR_INTR, clr_descr, do) |
                IO_STATE(R_DMA_CH6_CLR_INTR, clr_eop, do);

        tty = info->port.tty;
        if (!tty) /* Something wrong... */
                return;

#ifdef SERIAL_HANDLE_EARLY_ERRORS
        if (info->uses_dma_in)
                e100_enable_serial_data_irq(info);
#endif

        if (info->errorcode == ERRCODE_INSERT_BREAK)
                add_char_and_flag(info, '\0', TTY_BREAK);

        handle_all_descr_data(info);

        /* Read the status register to detect errors */
        rstat = info->ioport[REG_STATUS];
        if (rstat & IO_MASK(R_SERIAL0_STATUS, xoff_detect) ) {
                DFLOW(DEBUG_LOG(info->line, "XOFF detect stat %x\n", rstat));
        }

        if (rstat & SER_ERROR_MASK) {
                /* If we got an error, we must reset it by reading the
                 * data_in field
                 */
                unsigned char data = info->ioport[REG_DATA];

                PROCSTAT(ser_stat[info->line].errors_cnt++);
                DEBUG_LOG(info->line, "#dERR: s d 0x%04X\n",
                          ((rstat & SER_ERROR_MASK) << 8) | data);

                if (rstat & SER_PAR_ERR_MASK)
                        add_char_and_flag(info, data, TTY_PARITY);
                else if (rstat & SER_OVERRUN_MASK)
                        add_char_and_flag(info, data, TTY_OVERRUN);
                else if (rstat & SER_FRAMING_ERR_MASK)
                        add_char_and_flag(info, data, TTY_FRAME);
        }

        START_FLUSH_FAST_TIMER(info, "receive_chars");

        /* Restart the receiving DMA */
        *info->icmdadr = IO_STATE(R_DMA_CH6_CMD, cmd, restart);
}

static int start_recv_dma(struct e100_serial *info)
{
        struct etrax_dma_descr *descr = info->rec_descr;
        struct etrax_recv_buffer *buffer;
        int i;

        /* Set up the receiving descriptors */
        for (i = 0; i < SERIAL_RECV_DESCRIPTORS; i++) {
                if (!(buffer = alloc_recv_buffer(SERIAL_DESCR_BUF_SIZE)))
                        panic("%s: Failed to allocate memory for receive buffer!\n", __func__);

                descr[i].ctrl = d_int;
                descr[i].buf = virt_to_phys(buffer->buffer);
                descr[i].sw_len = SERIAL_DESCR_BUF_SIZE;
                descr[i].hw_len = 0;
                descr[i].status = 0;
                descr[i].next = virt_to_phys(&descr[i+1]);
        }

        /* Link the last descriptor to the first */
        descr[i-1].next = virt_to_phys(&descr[0]);

        /* Start with the first descriptor in the list */
        info->cur_rec_descr = 0;

        /* Start the DMA */
        *info->ifirstadr = virt_to_phys(&descr[info->cur_rec_descr]);
        *info->icmdadr = IO_STATE(R_DMA_CH6_CMD, cmd, start);

        /* Input DMA should be running now */
        return 1;
}

static void
start_receive(struct e100_serial *info)
{
#ifdef CONFIG_SVINTO_SIM
        /* No receive in the simulator.  Will probably be when the rest of
         * the serial interface works, and this piece will just be removed.
         */
        return;
#endif
        if (info->uses_dma_in) {
                /* reset the input dma channel to be sure it works */

                *info->icmdadr = IO_STATE(R_DMA_CH6_CMD, cmd, reset);
                while (IO_EXTRACT(R_DMA_CH6_CMD, cmd, *info->icmdadr) ==
                       IO_STATE_VALUE(R_DMA_CH6_CMD, cmd, reset));

                start_recv_dma(info);
        }
}


/* the bits in the MASK2 register are laid out like this:
   DMAI_EOP DMAI_DESCR DMAO_EOP DMAO_DESCR
   where I is the input channel and O is the output channel for the port.
   info->irq is the bit number for the DMAO_DESCR so to check the others we
   shift info->irq to the left.
*/

/* dma output channel interrupt handler
   this interrupt is called from DMA2(ser2), DMA4(ser3), DMA6(ser0) or
   DMA8(ser1) when they have finished a descriptor with the intr flag set.
*/

static irqreturn_t
tr_interrupt(int irq, void *dev_id)
{
        struct e100_serial *info;
        unsigned long ireg;
        int i;
        int handled = 0;

#ifdef CONFIG_SVINTO_SIM
        /* No receive in the simulator.  Will probably be when the rest of
         * the serial interface works, and this piece will just be removed.
         */
        {
                const char *s = "What? tr_interrupt in simulator??\n";
                SIMCOUT(s,strlen(s));
        }