linux/arch/mips/sibyte/Kconfig
<<
>>
Prefs
   1config SIBYTE_SB1250
   2        bool
   3        select CEVT_SB1250
   4        select CSRC_SB1250
   5        select HW_HAS_PCI
   6        select IRQ_CPU
   7        select SIBYTE_ENABLE_LDT_IF_PCI
   8        select SIBYTE_HAS_ZBUS_PROFILING
   9        select SIBYTE_SB1xxx_SOC
  10        select SYS_SUPPORTS_SMP
  11
  12config SIBYTE_BCM1120
  13        bool
  14        select CEVT_SB1250
  15        select CSRC_SB1250
  16        select IRQ_CPU
  17        select SIBYTE_BCM112X
  18        select SIBYTE_HAS_ZBUS_PROFILING
  19        select SIBYTE_SB1xxx_SOC
  20
  21config SIBYTE_BCM1125
  22        bool
  23        select CEVT_SB1250
  24        select CSRC_SB1250
  25        select HW_HAS_PCI
  26        select IRQ_CPU
  27        select SIBYTE_BCM112X
  28        select SIBYTE_HAS_ZBUS_PROFILING
  29        select SIBYTE_SB1xxx_SOC
  30
  31config SIBYTE_BCM1125H
  32        bool
  33        select CEVT_SB1250
  34        select CSRC_SB1250
  35        select HW_HAS_PCI
  36        select IRQ_CPU
  37        select SIBYTE_BCM112X
  38        select SIBYTE_ENABLE_LDT_IF_PCI
  39        select SIBYTE_HAS_ZBUS_PROFILING
  40        select SIBYTE_SB1xxx_SOC
  41
  42config SIBYTE_BCM112X
  43        bool
  44        select CEVT_SB1250
  45        select CSRC_SB1250
  46        select IRQ_CPU
  47        select SIBYTE_SB1xxx_SOC
  48        select SIBYTE_HAS_ZBUS_PROFILING
  49
  50config SIBYTE_BCM1x80
  51        bool
  52        select CEVT_BCM1480
  53        select CSRC_BCM1480
  54        select HW_HAS_PCI
  55        select IRQ_CPU
  56        select SIBYTE_HAS_ZBUS_PROFILING
  57        select SIBYTE_SB1xxx_SOC
  58        select SYS_SUPPORTS_SMP
  59
  60config SIBYTE_BCM1x55
  61        bool
  62        select CEVT_BCM1480
  63        select CSRC_BCM1480
  64        select HW_HAS_PCI
  65        select IRQ_CPU
  66        select SIBYTE_SB1xxx_SOC
  67        select SIBYTE_HAS_ZBUS_PROFILING
  68        select SYS_SUPPORTS_SMP
  69
  70config SIBYTE_SB1xxx_SOC
  71        bool
  72        select DMA_COHERENT
  73        select IRQ_CPU
  74        select SWAP_IO_SPACE
  75        select SYS_SUPPORTS_32BIT_KERNEL
  76        select SYS_SUPPORTS_64BIT_KERNEL
  77        select FW_CFE
  78        select SYS_HAS_EARLY_PRINTK
  79
  80choice
  81        prompt "SiByte SOC Stepping"
  82        depends on SIBYTE_SB1xxx_SOC
  83
  84config CPU_SB1_PASS_1
  85        bool "1250 Pass1"
  86        depends on SIBYTE_SB1250
  87        select CPU_HAS_PREFETCH
  88
  89config CPU_SB1_PASS_2_1250
  90        bool "1250 An"
  91        depends on SIBYTE_SB1250
  92        select CPU_SB1_PASS_2
  93        help
  94          Also called BCM1250 Pass 2
  95
  96config CPU_SB1_PASS_2_2
  97        bool "1250 Bn"
  98        depends on SIBYTE_SB1250
  99        select CPU_HAS_PREFETCH
 100        help
 101          Also called BCM1250 Pass 2.2
 102
 103config CPU_SB1_PASS_4
 104        bool "1250 Cn"
 105        depends on SIBYTE_SB1250
 106        select CPU_HAS_PREFETCH
 107        help
 108          Also called BCM1250 Pass 3
 109
 110config CPU_SB1_PASS_2_112x
 111        bool "112x Hybrid"
 112        depends on SIBYTE_BCM112X
 113        select CPU_SB1_PASS_2
 114
 115config CPU_SB1_PASS_3
 116        bool "112x An"
 117        depends on SIBYTE_BCM112X
 118        select CPU_HAS_PREFETCH
 119
 120endchoice
 121
 122config CPU_SB1_PASS_2
 123        bool
 124
 125config SIBYTE_HAS_LDT
 126        bool
 127
 128config SIBYTE_ENABLE_LDT_IF_PCI
 129        bool
 130        select SIBYTE_HAS_LDT if PCI
 131
 132config SB1_CEX_ALWAYS_FATAL
 133        bool "All cache exceptions considered fatal (no recovery attempted)"
 134        depends on SIBYTE_SB1xxx_SOC
 135
 136config SB1_CERR_STALL
 137        bool "Stall (rather than panic) on fatal cache error"
 138        depends on SIBYTE_SB1xxx_SOC
 139
 140config SIBYTE_CFE_CONSOLE
 141        bool "Use firmware console"
 142        depends on SIBYTE_SB1xxx_SOC
 143        help
 144          Use the CFE API's console write routines during boot.  Other console
 145          options (VT console, sb1250 duart console, etc.) should not be
 146          configured.
 147
 148config SIBYTE_BUS_WATCHER
 149        bool "Support for Bus Watcher statistics"
 150        depends on SIBYTE_SB1xxx_SOC
 151        help
 152          Handle and keep statistics on the bus error interrupts (COR_ECC,
 153          BAD_ECC, IO_BUS).
 154
 155config SIBYTE_BW_TRACE
 156        bool "Capture bus trace before bus error"
 157        depends on SIBYTE_BUS_WATCHER
 158        help
 159          Run a continuous bus trace, dumping the raw data as soon as
 160          a ZBbus error is detected.  Cannot work if ZBbus profiling
 161          is turned on, and also will interfere with JTAG-based trace
 162          buffer activity.  Raw buffer data is dumped to console, and
 163          must be processed off-line.
 164
 165config SIBYTE_TBPROF
 166        tristate "Support for ZBbus profiling"
 167        depends on SIBYTE_HAS_ZBUS_PROFILING
 168
 169config SIBYTE_HAS_ZBUS_PROFILING
 170        bool
 171
lxr.linux.no kindly hosted by Redpill Linpro AS, provider of Linux consulting and operations services since 1995.