1
2
3
4
5
6
7
8
9
10#include <linux/config.h>
11#include <linux/module.h>
12#include <linux/kernel.h>
13#include <linux/netdevice.h>
14#include <linux/etherdevice.h>
15#include <linux/delay.h>
16#include <linux/string.h>
17#include <linux/timer.h>
18#include <linux/proc_fs.h>
19#include <linux/init.h>
20#include <linux/spinlock.h>
21#include <linux/crc32.h>
22#include <asm/prom.h>
23#include <asm/dbdma.h>
24#include <asm/io.h>
25#include <asm/page.h>
26#include <asm/pgtable.h>
27#include <asm/machdep.h>
28#include <asm/pmac_feature.h>
29#include <asm/irq.h>
30#ifdef CONFIG_PMAC_PBOOK
31#include <linux/adb.h>
32#include <linux/pmu.h>
33#endif
34#include "bmac.h"
35
36#define trunc_page(x) ((void *)(((unsigned long)(x)) & ~((unsigned long)(PAGE_SIZE - 1))))
37#define round_page(x) trunc_page(((unsigned long)(x)) + ((unsigned long)(PAGE_SIZE - 1)))
38
39
40
41
42#define ENET_CRCPOLY 0x04c11db7
43
44
45#define SUNHME_MULTICAST
46
47#define N_RX_RING 64
48#define N_TX_RING 32
49#define MAX_TX_ACTIVE 1
50#define ETHERCRC 4
51#define ETHERMINPACKET 64
52#define ETHERMTU 1500
53#define RX_BUFLEN (ETHERMTU + 14 + ETHERCRC + 2)
54#define TX_TIMEOUT HZ
55
56
57#define TX_DMA_ERR 0x80
58
59#define XXDEBUG(args)
60
61struct bmac_data {
62
63 struct sk_buff_head *queue;
64 volatile struct dbdma_regs *tx_dma;
65 int tx_dma_intr;
66 volatile struct dbdma_regs *rx_dma;
67 int rx_dma_intr;
68 volatile struct dbdma_cmd *tx_cmds;
69 volatile struct dbdma_cmd *rx_cmds;
70 struct device_node *node;
71 int is_bmac_plus;
72 struct sk_buff *rx_bufs[N_RX_RING];
73 int rx_fill;
74 int rx_empty;
75 struct sk_buff *tx_bufs[N_TX_RING];
76 int tx_fill;
77 int tx_empty;
78 unsigned char tx_fullup;
79 struct net_device_stats stats;
80 struct timer_list tx_timeout;
81 int timeout_active;
82 int sleeping;
83 int opened;
84 unsigned short hash_use_count[64];
85 unsigned short hash_table_mask[4];
86 spinlock_t lock;
87 struct net_device *next_bmac;
88};
89
90typedef struct bmac_reg_entry {
91 char *name;
92 unsigned short reg_offset;
93} bmac_reg_entry_t;
94
95#define N_REG_ENTRIES 31
96
97static bmac_reg_entry_t reg_entries[N_REG_ENTRIES] = {
98 {"MEMADD", MEMADD},
99 {"MEMDATAHI", MEMDATAHI},
100 {"MEMDATALO", MEMDATALO},
101 {"TXPNTR", TXPNTR},
102 {"RXPNTR", RXPNTR},
103 {"IPG1", IPG1},
104 {"IPG2", IPG2},
105 {"ALIMIT", ALIMIT},
106 {"SLOT", SLOT},
107 {"PALEN", PALEN},
108 {"PAPAT", PAPAT},
109 {"TXSFD", TXSFD},
110 {"JAM", JAM},
111 {"TXCFG", TXCFG},
112 {"TXMAX", TXMAX},
113 {"TXMIN", TXMIN},
114 {"PAREG", PAREG},
115 {"DCNT", DCNT},
116 {"NCCNT", NCCNT},
117 {"NTCNT", NTCNT},
118 {"EXCNT", EXCNT},
119 {"LTCNT", LTCNT},
120 {"TXSM", TXSM},
121 {"RXCFG", RXCFG},
122 {"RXMAX", RXMAX},
123 {"RXMIN", RXMIN},
124 {"FRCNT", FRCNT},
125 {"AECNT", AECNT},
126 {"FECNT", FECNT},
127 {"RXSM", RXSM},
128 {"RXCV", RXCV}
129};
130
131static struct net_device *bmac_devs;
132static unsigned char *bmac_emergency_rxbuf;
133
134#ifdef CONFIG_PMAC_PBOOK
135static int bmac_sleep_notify(struct pmu_sleep_notifier *self, int when);
136static struct pmu_sleep_notifier bmac_sleep_notifier = {
137 bmac_sleep_notify, SLEEP_LEVEL_NET,
138};
139#endif
140
141
142
143
144
145
146
147#define PRIV_BYTES (sizeof(struct bmac_data) \
148 + (N_RX_RING + N_TX_RING + 4) * sizeof(struct dbdma_cmd) \
149 + sizeof(struct sk_buff_head))
150
151static unsigned char bitrev(unsigned char b);
152static void bmac_probe1(struct device_node *bmac, int is_bmac_plus);
153static int bmac_open(struct net_device *dev);
154static int bmac_close(struct net_device *dev);
155static int bmac_transmit_packet(struct sk_buff *skb, struct net_device *dev);
156static struct net_device_stats *bmac_stats(struct net_device *dev);
157static void bmac_set_multicast(struct net_device *dev);
158static void bmac_reset_and_enable(struct net_device *dev);
159static void bmac_start_chip(struct net_device *dev);
160static void bmac_init_chip(struct net_device *dev);
161static void bmac_init_registers(struct net_device *dev);
162static void bmac_enable_and_reset_chip(struct net_device *dev);
163static int bmac_set_address(struct net_device *dev, void *addr);
164static irqreturn_t bmac_misc_intr(int irq, void *dev_id, struct pt_regs *regs);
165static irqreturn_t bmac_txdma_intr(int irq, void *dev_id, struct pt_regs *regs);
166static irqreturn_t bmac_rxdma_intr(int irq, void *dev_id, struct pt_regs *regs);
167static void bmac_set_timeout(struct net_device *dev);
168static void bmac_tx_timeout(unsigned long data);
169static int bmac_proc_info ( char *buffer, char **start, off_t offset, int length);
170static int bmac_output(struct sk_buff *skb, struct net_device *dev);
171static void bmac_start(struct net_device *dev);
172
173#define DBDMA_SET(x) ( ((x) | (x) << 16) )
174#define DBDMA_CLEAR(x) ( (x) << 16)
175
176static inline void
177dbdma_st32(volatile unsigned long *a, unsigned long x)
178{
179 __asm__ volatile( "stwbrx %0,0,%1" : : "r" (x), "r" (a) : "memory");
180 return;
181}
182
183static inline unsigned long
184dbdma_ld32(volatile unsigned long *a)
185{
186 unsigned long swap;
187 __asm__ volatile ("lwbrx %0,0,%1" : "=r" (swap) : "r" (a));
188 return swap;
189}
190
191static void
192dbdma_continue(volatile struct dbdma_regs *dmap)
193{
194 dbdma_st32((volatile unsigned long *)&dmap->control,
195 DBDMA_SET(RUN|WAKE) | DBDMA_CLEAR(PAUSE|DEAD));
196 eieio();
197}
198
199static void
200dbdma_reset(volatile struct dbdma_regs *dmap)
201{
202 dbdma_st32((volatile unsigned long *)&dmap->control,
203 DBDMA_CLEAR(ACTIVE|DEAD|WAKE|FLUSH|PAUSE|RUN));
204 eieio();
205 while (dbdma_ld32((volatile unsigned long *)&dmap->status) & RUN)
206 eieio();
207}
208
209static void
210dbdma_setcmd(volatile struct dbdma_cmd *cp,
211 unsigned short cmd, unsigned count, unsigned long addr,
212 unsigned long cmd_dep)
213{
214 out_le16(&cp->command, cmd);
215 out_le16(&cp->req_count, count);
216 out_le32(&cp->phy_addr, addr);
217 out_le32(&cp->cmd_dep, cmd_dep);
218 out_le16(&cp->xfer_status, 0);
219 out_le16(&cp->res_count, 0);
220}
221
222static inline
223void bmwrite(struct net_device *dev, unsigned long reg_offset, unsigned data )
224{
225 out_le16((void *)dev->base_addr + reg_offset, data);
226}
227
228
229static inline
230volatile unsigned short bmread(struct net_device *dev, unsigned long reg_offset )
231{
232 return in_le16((void *)dev->base_addr + reg_offset);
233}
234
235static void
236bmac_enable_and_reset_chip(struct net_device *dev)
237{
238 struct bmac_data *bp = (struct bmac_data *) dev->priv;
239 volatile struct dbdma_regs *rd = bp->rx_dma;
240 volatile struct dbdma_regs *td = bp->tx_dma;
241
242 if (rd)
243 dbdma_reset(rd);
244 if (td)
245 dbdma_reset(td);
246
247 pmac_call_feature(PMAC_FTR_BMAC_ENABLE, bp->node, 0, 1);
248}
249
250#define MIFDELAY udelay(10)
251
252static unsigned int
253bmac_mif_readbits(struct net_device *dev, int nb)
254{
255 unsigned int val = 0;
256
257 while (--nb >= 0) {
258 bmwrite(dev, MIFCSR, 0);
259 MIFDELAY;
260 if (bmread(dev, MIFCSR) & 8)
261 val |= 1 << nb;
262 bmwrite(dev, MIFCSR, 1);
263 MIFDELAY;
264 }
265 bmwrite(dev, MIFCSR, 0);
266 MIFDELAY;
267 bmwrite(dev, MIFCSR, 1);
268 MIFDELAY;
269 return val;
270}
271
272static void
273bmac_mif_writebits(struct net_device *dev, unsigned int val, int nb)
274{
275 int b;
276
277 while (--nb >= 0) {
278 b = (val & (1 << nb))? 6: 4;
279 bmwrite(dev, MIFCSR, b);
280 MIFDELAY;
281 bmwrite(dev, MIFCSR, b|1);
282 MIFDELAY;
283 }
284}
285
286static unsigned int
287bmac_mif_read(struct net_device *dev, unsigned int addr)
288{
289 unsigned int val;
290
291 bmwrite(dev, MIFCSR, 4);
292 MIFDELAY;
293 bmac_mif_writebits(dev, ~0U, 32);
294 bmac_mif_writebits(dev, 6, 4);
295 bmac_mif_writebits(dev, addr, 10);
296 bmwrite(dev, MIFCSR, 2);
297 MIFDELAY;
298 bmwrite(dev, MIFCSR, 1);
299 MIFDELAY;
300 val = bmac_mif_readbits(dev, 17);
301 bmwrite(dev, MIFCSR, 4);
302 MIFDELAY;
303 return val;
304}
305
306static void
307bmac_mif_write(struct net_device *dev, unsigned int addr, unsigned int val)
308{
309 bmwrite(dev, MIFCSR, 4);
310 MIFDELAY;
311 bmac_mif_writebits(dev, ~0U, 32);
312 bmac_mif_writebits(dev, 5, 4);
313 bmac_mif_writebits(dev, addr, 10);
314 bmac_mif_writebits(dev, 2, 2);
315 bmac_mif_writebits(dev, val, 16);
316 bmac_mif_writebits(dev, 3, 2);
317}
318
319static void
320bmac_init_registers(struct net_device *dev)
321{
322 struct bmac_data *bp = (struct bmac_data *) dev->priv;
323 volatile unsigned short regValue;
324 unsigned short *pWord16;
325 int i;
326
327
328
329 bmwrite(dev, RXRST, RxResetValue);
330 bmwrite(dev, TXRST, TxResetBit);
331
332 i = 100;
333 do {
334 --i;
335 udelay(10000);
336 regValue = bmread(dev, TXRST);
337 } while ((regValue & TxResetBit) && i > 0);
338
339 if (!bp->is_bmac_plus) {
340 regValue = bmread(dev, XCVRIF);
341 regValue |= ClkBit | SerialMode | COLActiveLow;
342 bmwrite(dev, XCVRIF, regValue);
343 udelay(10000);
344 }
345
346 bmwrite(dev, RSEED, (unsigned short)0x1968);
347
348 regValue = bmread(dev, XIFC);
349 regValue |= TxOutputEnable;
350 bmwrite(dev, XIFC, regValue);
351
352 bmread(dev, PAREG);
353
354
355 bmwrite(dev, NCCNT, 0);
356 bmwrite(dev, NTCNT, 0);
357 bmwrite(dev, EXCNT, 0);
358 bmwrite(dev, LTCNT, 0);
359
360
361 bmwrite(dev, FRCNT, 0);
362 bmwrite(dev, LECNT, 0);
363 bmwrite(dev, AECNT, 0);
364 bmwrite(dev, FECNT, 0);
365 bmwrite(dev, RXCV, 0);
366
367
368 bmwrite(dev, TXTH, 4);
369
370 bmwrite(dev, TXFIFOCSR, 0);
371 bmwrite(dev, TXFIFOCSR, TxFIFOEnable );
372
373
374 bmwrite(dev, RXFIFOCSR, 0);
375 bmwrite(dev, RXFIFOCSR, RxFIFOEnable );
376
377
378 bmread(dev, STATUS);
379
380
381 for (i=0; i<4; i++) bp->hash_table_mask[i] = 0;
382 bmwrite(dev, BHASH3, bp->hash_table_mask[0]);
383 bmwrite(dev, BHASH2, bp->hash_table_mask[1]);
384 bmwrite(dev, BHASH1, bp->hash_table_mask[2]);
385 bmwrite(dev, BHASH0, bp->hash_table_mask[3]);
386
387 pWord16 = (unsigned short *)dev->dev_addr;
388 bmwrite(dev, MADD0, *pWord16++);
389 bmwrite(dev, MADD1, *pWord16++);
390 bmwrite(dev, MADD2, *pWord16);
391
392 bmwrite(dev, RXCFG, RxCRCNoStrip | RxHashFilterEnable | RxRejectOwnPackets);
393
394 bmwrite(dev, INTDISABLE, EnableNormal);
395
396 return;
397}
398
399#if 0
400static void
401bmac_disable_interrupts(struct net_device *dev)
402{
403 bmwrite(dev, INTDISABLE, DisableAll);
404}
405
406static void
407bmac_enable_interrupts(struct net_device *dev)
408{
409 bmwrite(dev, INTDISABLE, EnableNormal);
410}
411#endif
412
413
414static void
415bmac_start_chip(struct net_device *dev)
416{
417 struct bmac_data *bp = (struct bmac_data *) dev->priv;
418 volatile struct dbdma_regs *rd = bp->rx_dma;
419 unsigned short oldConfig;
420
421
422 dbdma_continue(rd);
423
424 oldConfig = bmread(dev, TXCFG);
425 bmwrite(dev, TXCFG, oldConfig | TxMACEnable );
426
427
428 oldConfig = bmread(dev, RXCFG);
429 bmwrite(dev, RXCFG, oldConfig | RxMACEnable );
430 udelay(20000);
431}
432
433static void
434bmac_init_phy(struct net_device *dev)
435{
436 unsigned int addr;
437 struct bmac_data *bp = (struct bmac_data *) dev->priv;
438
439 printk(KERN_DEBUG "phy registers:");
440 for (addr = 0; addr < 32; ++addr) {
441 if ((addr & 7) == 0)
442 printk("\n" KERN_DEBUG);
443 printk(" %.4x", bmac_mif_read(dev, addr));
444 }
445 printk("\n");
446 if (bp->is_bmac_plus) {
447 unsigned int capable, ctrl;
448
449 ctrl = bmac_mif_read(dev, 0);
450 capable = ((bmac_mif_read(dev, 1) & 0xf800) >> 6) | 1;
451 if (bmac_mif_read(dev, 4) != capable
452 || (ctrl & 0x1000) == 0) {
453 bmac_mif_write(dev, 4, capable);
454 bmac_mif_write(dev, 0, 0x1200);
455 } else
456 bmac_mif_write(dev, 0, 0x1000);
457 }
458}
459
460static void
461bmac_init_chip(struct net_device *dev)
462{
463 bmac_init_phy(dev);
464 bmac_init_registers(dev);
465}
466
467#ifdef CONFIG_PMAC_PBOOK
468static int
469bmac_sleep_notify(struct pmu_sleep_notifier *self, int when)
470{
471 struct bmac_data *bp;
472 unsigned long flags;
473 unsigned short config;
474 struct net_device* dev = bmac_devs;
475 int i;
476
477 if (bmac_devs == 0)
478 return PBOOK_SLEEP_OK;
479
480 bp = (struct bmac_data *) dev->priv;
481
482 switch (when) {
483 case PBOOK_SLEEP_REQUEST:
484 break;
485 case PBOOK_SLEEP_REJECT:
486 break;
487 case PBOOK_SLEEP_NOW:
488 netif_device_detach(dev);
489
490 spin_lock_irqsave(&bp->lock, flags);
491 if (bp->timeout_active) {
492 del_timer(&bp->tx_timeout);
493 bp->timeout_active = 0;
494 }
495 disable_irq(dev->irq);
496 disable_irq(bp->tx_dma_intr);
497 disable_irq(bp->rx_dma_intr);
498 bp->sleeping = 1;
499 spin_unlock_irqrestore(&bp->lock, flags);
500 if (bp->opened) {
501 volatile struct dbdma_regs *rd = bp->rx_dma;
502 volatile struct dbdma_regs *td = bp->tx_dma;
503
504 config = bmread(dev, RXCFG);
505 bmwrite(dev, RXCFG, (config & ~RxMACEnable));
506 config = bmread(dev, TXCFG);
507 bmwrite(dev, TXCFG, (config & ~TxMACEnable));
508 bmwrite(dev, INTDISABLE, DisableAll);
509
510 st_le32(&rd->control, DBDMA_CLEAR(RUN|PAUSE|FLUSH|WAKE));
511 st_le32(&td->control, DBDMA_CLEAR(RUN|PAUSE|FLUSH|WAKE));
512
513 for (i=0; i<N_RX_RING; i++) {
514 if (bp->rx_bufs[i] != NULL) {
515 dev_kfree_skb(bp->rx_bufs[i]);
516 bp->rx_bufs[i] = NULL;
517 }
518 }
519 for (i = 0; i<N_TX_RING; i++) {
520 if (bp->tx_bufs[i] != NULL) {
521 dev_kfree_skb(bp->tx_bufs[i]);
522 bp->tx_bufs[i] = NULL;
523 }
524 }
525 }
526 pmac_call_feature(PMAC_FTR_BMAC_ENABLE, bp->node, 0, 0);
527 break;
528 case PBOOK_WAKE:
529
530 if (bp->opened)
531 bmac_reset_and_enable(dev);
532 enable_irq(dev->irq);
533 enable_irq(bp->tx_dma_intr);
534 enable_irq(bp->rx_dma_intr);
535 netif_device_attach(dev);
536 break;
537 }
538 return PBOOK_SLEEP_OK;
539}
540#endif
541
542static int bmac_set_address(struct net_device *dev, void *addr)
543{
544 struct bmac_data *bp = (struct bmac_data *) dev->priv;
545 unsigned char *p = addr;
546 unsigned short *pWord16;
547 unsigned long flags;
548 int i;
549
550 XXDEBUG(("bmac: enter set_address\n"));
551 spin_lock_irqsave(&bp->lock, flags);
552
553 for (i = 0; i < 6; ++i) {
554 dev->dev_addr[i] = p[i];
555 }
556
557 pWord16 = (unsigned short *)dev->dev_addr;
558 bmwrite(dev, MADD0, *pWord16++);
559 bmwrite(dev, MADD1, *pWord16++);
560 bmwrite(dev, MADD2, *pWord16);
561
562 spin_unlock_irqrestore(&bp->lock, flags);
563 XXDEBUG(("bmac: exit set_address\n"));
564 return 0;
565}
566
567static inline void bmac_set_timeout(struct net_device *dev)
568{
569 struct bmac_data *bp = (struct bmac_data *) dev->priv;
570 unsigned long flags;
571
572 spin_lock_irqsave(&bp->lock, flags);
573 if (bp->timeout_active)
574 del_timer(&bp->tx_timeout);
575 bp->tx_timeout.expires = jiffies + TX_TIMEOUT;
576 bp->tx_timeout.function = bmac_tx_timeout;
577 bp->tx_timeout.data = (unsigned long) dev;
578 add_timer(&bp->tx_timeout);
579 bp->timeout_active = 1;
580 spin_unlock_irqrestore(&bp->lock, flags);
581}
582
583static void
584bmac_construct_xmt(struct sk_buff *skb, volatile struct dbdma_cmd *cp)
585{
586 void *vaddr;
587 unsigned long baddr;
588 unsigned long len;
589
590 len = skb->len;
591 vaddr = skb->data;
592 baddr = virt_to_bus(vaddr);
593
594 dbdma_setcmd(cp, (OUTPUT_LAST | INTR_ALWAYS | WAIT_IFCLR), len, baddr, 0);
595}
596
597static void
598bmac_construct_rxbuff(struct sk_buff *skb, volatile struct dbdma_cmd *cp)
599{
600 unsigned char *addr = skb? skb->data: bmac_emergency_rxbuf;
601
602 dbdma_setcmd(cp, (INPUT_LAST | INTR_ALWAYS), RX_BUFLEN,
603 virt_to_bus(addr), 0);
604}
605
606
607static unsigned char
608bitrev(unsigned char b)
609{
610 int d = 0, i;
611
612 for (i = 0; i < 8; ++i, b >>= 1)
613 d = (d << 1) | (b & 1);
614 return d;
615}
616
617
618static void
619bmac_init_tx_ring(struct bmac_data *bp)
620{
621 volatile struct dbdma_regs *td = bp->tx_dma;
622
623 memset((char *)bp->tx_cmds, 0, (N_TX_RING+1) * sizeof(struct dbdma_cmd));
624
625 bp->tx_empty = 0;
626 bp->tx_fill = 0;
627 bp->tx_fullup = 0;
628
629
630 dbdma_setcmd(&bp->tx_cmds[N_TX_RING],
631 (DBDMA_NOP | BR_ALWAYS), 0, 0, virt_to_bus(bp->tx_cmds));
632
633
634 dbdma_reset(td);
635 out_le32(&td->wait_sel, 0x00200020);
636 out_le32(&td->cmdptr, virt_to_bus(bp->tx_cmds));
637}
638
639static int
640bmac_init_rx_ring(struct bmac_data *bp)
641{
642 volatile struct dbdma_regs *rd = bp->rx_dma;
643 int i;
644 struct sk_buff *skb;
645
646
647 memset((char *)bp->rx_cmds, 0,
648 (N_RX_RING + 1) * sizeof(struct dbdma_cmd));
649 for (i = 0; i < N_RX_RING; i++) {
650 if ((skb = bp->rx_bufs[i]) == NULL) {
651 bp->rx_bufs[i] = skb = dev_alloc_skb(RX_BUFLEN+2);
652 if (skb != NULL)
653 skb_reserve(skb, 2);
654 }
655 bmac_construct_rxbuff(skb, &bp->rx_cmds[i]);
656 }
657
658 bp->rx_empty = 0;
659 bp->rx_fill = i;
660
661
662 dbdma_setcmd(&bp->rx_cmds[N_RX_RING],
663 (DBDMA_NOP | BR_ALWAYS), 0, 0, virt_to_bus(bp->rx_cmds));
664
665
666 dbdma_reset(rd);
667 out_le32(&rd->cmdptr, virt_to_bus(bp->rx_cmds));
668
669 return 1;
670}
671
672
673static int bmac_transmit_packet(struct sk_buff *skb, struct net_device *dev)
674{
675 struct bmac_data *bp = (struct bmac_data *) dev->priv;
676 volatile struct dbdma_regs *td = bp->tx_dma;
677 int i;
678
679
680
681
682 i = bp->tx_fill + 1;
683 if (i >= N_TX_RING)
684 i = 0;
685 if (i == bp->tx_empty) {
686 netif_stop_queue(dev);
687 bp->tx_fullup = 1;
688 XXDEBUG(("bmac_transmit_packet: tx ring full\n"));
689 return -1;
690 }
691
692 dbdma_setcmd(&bp->tx_cmds[i], DBDMA_STOP, 0, 0, 0);
693
694 bmac_construct_xmt(skb, &bp->tx_cmds[bp->tx_fill]);
695
696 bp->tx_bufs[bp->tx_fill] = skb;
697 bp->tx_fill = i;
698
699 bp->stats.tx_bytes += skb->len;
700
701 dbdma_continue(td);
702
703 return 0;
704}
705
706static int rxintcount;
707
708static irqreturn_t bmac_rxdma_intr(int irq, void *dev_id, struct pt_regs *regs)
709{
710 struct net_device *dev = (struct net_device *) dev_id;
711 struct bmac_data *bp = (struct bmac_data *) dev->priv;
712 volatile struct dbdma_regs *rd = bp->rx_dma;
713 volatile struct dbdma_cmd *cp;
714 int i, nb, stat;
715 struct sk_buff *skb;
716 unsigned int residual;
717 int last;
718 unsigned long flags;
719
720 spin_lock_irqsave(&bp->lock, flags);
721
722 if (++rxintcount < 10) {
723 XXDEBUG(("bmac_rxdma_intr\n"));
724 }
725
726 last = -1;
727 i = bp->rx_empty;
728
729 while (1) {
730 cp = &bp->rx_cmds[i];
731 stat = ld_le16(&cp->xfer_status);
732 residual = ld_le16(&cp->res_count);
733 if ((stat & ACTIVE) == 0)
734 break;
735 nb = RX_BUFLEN - residual - 2;
736 if (nb < (ETHERMINPACKET - ETHERCRC)) {
737 skb = NULL;
738 bp->stats.rx_length_errors++;
739 bp->stats.rx_errors++;
740 } else {
741 skb = bp->rx_bufs[i];
742 bp->rx_bufs[i] = NULL;
743 }
744 if (skb != NULL) {
745 nb -= ETHERCRC;
746 skb_put(skb, nb);
747 skb->dev = dev;
748 skb->protocol = eth_type_trans(skb, dev);
749 netif_rx(skb);
750 dev->last_rx = jiffies;
751 ++bp->stats.rx_packets;
752 bp->stats.rx_bytes += nb;
753 } else {
754 ++bp->stats.rx_dropped;
755 }
756 dev->last_rx = jiffies;
757 if ((skb = bp->rx_bufs[i]) == NULL) {
758 bp->rx_bufs[i] = skb = dev_alloc_skb(RX_BUFLEN+2);
759 if (skb != NULL)
760 skb_reserve(bp->rx_bufs[i], 2);
761 }
762 bmac_construct_rxbuff(skb, &bp->rx_cmds[i]);
763 st_le16(&cp->res_count, 0);
764 st_le16(&cp->xfer_status, 0);
765 last = i;
766 if (++i >= N_RX_RING) i = 0;
767 }
768
769 if (last != -1) {
770 bp->rx_fill = last;
771 bp->rx_empty = i;
772 }
773
774 dbdma_continue(rd);
775 spin_unlock_irqrestore(&bp->lock, flags);
776
777 if (rxintcount < 10) {
778 XXDEBUG(("bmac_rxdma_intr done\n"));
779 }
780 return IRQ_HANDLED;
781}
782
783static int txintcount;
784
785static irqreturn_t bmac_txdma_intr(int irq, void *dev_id, struct pt_regs *regs)
786{
787 struct net_device *dev = (struct net_device *) dev_id;
788 struct bmac_data *bp = (struct bmac_data *) dev->priv;
789 volatile struct dbdma_cmd *cp;
790 int stat;
791 unsigned long flags;
792
793 spin_lock_irqsave(&bp->lock, flags);
794
795 if (txintcount++ < 10) {
796 XXDEBUG(("bmac_txdma_intr\n"));
797 }
798
799
800
801
802 while (1) {
803 cp = &bp->tx_cmds[bp->tx_empty];
804 stat = ld_le16(&cp->xfer_status);
805 if (txintcount < 10) {
806 XXDEBUG(("bmac_txdma_xfer_stat=%#0x\n", stat));
807 }
808 if (!(stat & ACTIVE)) {
809
810
811
812 if (cp == bus_to_virt(in_le32(&bp->tx_dma->cmdptr)))
813 break;
814 }
815
816 if (bp->tx_bufs[bp->tx_empty]) {
817 ++bp->stats.tx_packets;
818 dev_kfree_skb_irq(bp->tx_bufs[bp->tx_empty]);
819 }
820 bp->tx_bufs[bp->tx_empty] = NULL;
821 bp->tx_fullup = 0;
822 netif_wake_queue(dev);
823 if (++bp->tx_empty >= N_TX_RING)
824 bp->tx_empty = 0;
825 if (bp->tx_empty == bp->tx_fill)
826 break;
827 }
828
829 spin_unlock_irqrestore(&bp->lock, flags);
830
831 if (txintcount < 10) {
832 XXDEBUG(("bmac_txdma_intr done->bmac_start\n"));
833 }
834
835 bmac_start(dev);
836 return IRQ_HANDLED;
837}
838
839static struct net_device_stats *bmac_stats(struct net_device *dev)
840{
841 struct bmac_data *p = (struct bmac_data *) dev->priv;
842
843 return &p->stats;
844}
845
846#ifndef SUNHME_MULTICAST
847
848static int reverse6[64] = {
849 0x0,0x20,0x10,0x30,0x8,0x28,0x18,0x38,
850 0x4,0x24,0x14,0x34,0xc,0x2c,0x1c,0x3c,
851 0x2,0x22,0x12,0x32,0xa,0x2a,0x1a,0x3a,
852 0x6,0x26,0x16,0x36,0xe,0x2e,0x1e,0x3e,
853 0x1,0x21,0x11,0x31,0x9,0x29,0x19,0x39,
854 0x5,0x25,0x15,0x35,0xd,0x2d,0x1d,0x3d,
855 0x3,0x23,0x13,0x33,0xb,0x2b,0x1b,0x3b,
856 0x7,0x27,0x17,0x37,0xf,0x2f,0x1f,0x3f
857};
858
859static unsigned int
860crc416(unsigned int curval, unsigned short nxtval)
861{
862 register unsigned int counter, cur = curval, next = nxtval;
863 register int high_crc_set, low_data_set;
864
865
866 next = ((next & 0x00FF) << 8) | (next >> 8);
867
868
869 for (counter = 0; counter < 16; ++counter) {
870
871 if ((cur & 0x80000000) == 0) high_crc_set = 0;
872 else high_crc_set = 1;
873
874 cur = cur << 1;
875
876 if ((next & 0x0001) == 0) low_data_set = 0;
877 else low_data_set = 1;
878
879 next = next >> 1;
880
881
882 if (high_crc_set ^ low_data_set) cur = cur ^ ENET_CRCPOLY;
883 }
884 return cur;
885}
886
887static unsigned int
888bmac_crc(unsigned short *address)
889{
890 unsigned int newcrc;
891
892 XXDEBUG(("bmac_crc: addr=%#04x, %#04x, %#04x\n", *address, address[1], address[2]));
893 newcrc = crc416(0xffffffff, *address);
894 newcrc = crc416(newcrc, address[1]);
895 newcrc = crc416(newcrc, address[2]);
896
897 return(newcrc);
898}
899
900
901
902
903
904
905static void
906bmac_addhash(struct bmac_data *bp, unsigned char *addr)
907{
908 unsigned int crc;
909 unsigned short mask;
910
911 if (!(*addr)) return;
912 crc = bmac_crc((unsigned short *)addr) & 0x3f;
913 crc = reverse6[crc];
914 if (bp->hash_use_count[crc]++) return;
915 mask = crc % 16;
916 mask = (unsigned char)1 << mask;
917 bp->hash_use_count[crc/16] |= mask;
918}
919
920static void
921bmac_removehash(struct bmac_data *bp, unsigned char *addr)
922{
923 unsigned int crc;
924 unsigned char mask;
925
926
927 crc = bmac_crc((unsigned short *)addr) & 0x3f;
928 crc = reverse6[crc];
929 if (bp->hash_use_count[crc] == 0) return;
930 if (--bp->hash_use_count[crc]) return;
931 mask = crc % 16;
932 mask = ((unsigned char)1 << mask) ^ 0xffff;
933 bp->hash_table_mask[crc/16] &= mask;
934}
935
936
937
938
939
940
941static void
942bmac_rx_off(struct net_device *dev)
943{
944 unsigned short rx_cfg;
945
946 rx_cfg = bmread(dev, RXCFG);
947 rx_cfg &= ~RxMACEnable;
948 bmwrite(dev, RXCFG, rx_cfg);
949 do {
950 rx_cfg = bmread(dev, RXCFG);
951 } while (rx_cfg & RxMACEnable);
952}
953
954unsigned short
955bmac_rx_on(struct net_device *dev, int hash_enable, int promisc_enable)
956{
957 unsigned short rx_cfg;
958
959 rx_cfg = bmread(dev, RXCFG);
960 rx_cfg |= RxMACEnable;
961 if (hash_enable) rx_cfg |= RxHashFilterEnable;
962 else rx_cfg &= ~RxHashFilterEnable;
963 if (promisc_enable) rx_cfg |= RxPromiscEnable;
964 else rx_cfg &= ~RxPromiscEnable;
965 bmwrite(dev, RXRST, RxResetValue);
966 bmwrite(dev, RXFIFOCSR, 0);
967 bmwrite(dev, RXFIFOCSR, RxFIFOEnable );
968 bmwrite(dev, RXCFG, rx_cfg );
969 return rx_cfg;
970}
971
972static void
973bmac_update_hash_table_mask(struct net_device *dev, struct bmac_data *bp)
974{
975 bmwrite(dev, BHASH3, bp->hash_table_mask[0]);
976 bmwrite(dev, BHASH2, bp->hash_table_mask[1]);
977 bmwrite(dev, BHASH1, bp->hash_table_mask[2]);
978 bmwrite(dev, BHASH0, bp->hash_table_mask[3]);
979}
980
981#if 0
982static void
983bmac_add_multi(struct net_device *dev,
984 struct bmac_data *bp, unsigned char *addr)
985{
986
987 bmac_addhash(bp, addr);
988 bmac_rx_off(dev);
989 bmac_update_hash_table_mask(dev, bp);
990 bmac_rx_on(dev, 1, (dev->flags & IFF_PROMISC)? 1 : 0);
991
992}
993
994static void
995bmac_remove_multi(struct net_device *dev,
996 struct bmac_data *bp, unsigned char *addr)
997{
998 bmac_removehash(bp, addr);
999 bmac_rx_off(dev);
1000 bmac_update_hash_table_mask(dev, bp);
1001 bmac_rx_on(dev, 1, (dev->flags & IFF_PROMISC)? 1 : 0);
1002}
1003#endif
1004
1005
1006
1007
1008
1009
1010
1011static void bmac_set_multicast(struct net_device *dev)
1012{
1013 struct dev_mc_list *dmi;
1014 struct bmac_data *bp = (struct bmac_data *) dev->priv;
1015 int num_addrs = dev->mc_count;
1016 unsigned short rx_cfg;
1017 int i;
1018
1019 if (bp->sleeping)
1020 return;
1021
1022 XXDEBUG(("bmac: enter bmac_set_multicast, n_addrs=%d\n", num_addrs));
1023
1024 if((dev->flags & IFF_ALLMULTI) || (dev->mc_count > 64)) {
1025 for (i=0; i<4; i++) bp->hash_table_mask[i] = 0xffff;
1026 bmac_update_hash_table_mask(dev, bp);
1027 rx_cfg = bmac_rx_on(dev, 1, 0);
1028 XXDEBUG(("bmac: all multi, rx_cfg=%#08x\n"));
1029 } else if ((dev->flags & IFF_PROMISC) || (num_addrs < 0)) {
1030 rx_cfg = bmread(dev, RXCFG);
1031 rx_cfg |= RxPromiscEnable;
1032 bmwrite(dev, RXCFG, rx_cfg);
1033 rx_cfg = bmac_rx_on(dev, 0, 1);
1034 XXDEBUG(("bmac: promisc mode enabled, rx_cfg=%#08x\n", rx_cfg));
1035 } else {
1036 for (i=0; i<4; i++) bp->hash_table_mask[i] = 0;
1037 for (i=0; i<64; i++) bp->hash_use_count[i] = 0;
1038 if (num_addrs == 0) {
1039 rx_cfg = bmac_rx_on(dev, 0, 0);
1040 XXDEBUG(("bmac: multi disabled, rx_cfg=%#08x\n", rx_cfg));
1041 } else {
1042 for (dmi=dev->mc_list; dmi!=NULL; dmi=dmi->next)
1043 bmac_addhash(bp, dmi->dmi_addr);
1044 bmac_update_hash_table_mask(dev, bp);
1045 rx_cfg = bmac_rx_on(dev, 1, 0);
1046 XXDEBUG(("bmac: multi enabled, rx_cfg=%#08x\n", rx_cfg));
1047 }
1048 }
1049
1050}
1051#else
1052
1053
1054
1055static void bmac_set_multicast(struct net_device *dev)
1056{
1057 struct dev_mc_list *dmi = dev->mc_list;
1058 char *addrs;
1059 int i;
1060 unsigned short rx_cfg;
1061 u32 crc;
1062
1063 if((dev->flags & IFF_ALLMULTI) || (dev->mc_count > 64)) {
1064 bmwrite(dev, BHASH0, 0xffff);
1065 bmwrite(dev, BHASH1, 0xffff);
1066 bmwrite(dev, BHASH2, 0xffff);
1067 bmwrite(dev, BHASH3, 0xffff);
1068 } else if(dev->flags & IFF_PROMISC) {
1069 rx_cfg = bmread(dev, RXCFG);
1070 rx_cfg |= RxPromiscEnable;
1071 bmwrite(dev, RXCFG, rx_cfg);
1072 } else {
1073 u16 hash_table[4];
1074
1075 rx_cfg = bmread(dev, RXCFG);
1076 rx_cfg &= ~RxPromiscEnable;
1077 bmwrite(dev, RXCFG, rx_cfg);
1078
1079 for(i = 0; i < 4; i++) hash_table[i] = 0;
1080
1081 for(i = 0; i < dev->mc_count; i++) {
1082 addrs = dmi->dmi_addr;
1083 dmi = dmi->next;
1084
1085 if(!(*addrs & 1))
1086 continue;
1087
1088 crc = ether_crc_le(6, addrs);
1089 crc >>= 26;
1090 hash_table[crc >> 4] |= 1 << (crc & 0xf);
1091 }
1092 bmwrite(dev, BHASH0, hash_table[0]);
1093 bmwrite(dev, BHASH1, hash_table[1]);
1094 bmwrite(dev, BHASH2, hash_table[2]);
1095 bmwrite(dev, BHASH3, hash_table[3]);
1096 }
1097}
1098#endif
1099
1100static int miscintcount;
1101
1102static irqreturn_t bmac_misc_intr(int irq, void *dev_id, struct pt_regs *regs)
1103{
1104 struct net_device *dev = (struct net_device *) dev_id;
1105 struct bmac_data *bp = (struct bmac_data *)dev->priv;
1106 unsigned int status = bmread(dev, STATUS);
1107 if (miscintcount++ < 10) {
1108 XXDEBUG(("bmac_misc_intr\n"));
1109 }
1110
1111
1112
1113 if (status & RxErrorMask) bp->stats.rx_errors++;
1114 if (status & RxCRCCntExp) bp->stats.rx_crc_errors++;
1115 if (status & RxLenCntExp) bp->stats.rx_length_errors++;
1116 if (status & RxOverFlow) bp->stats.rx_over_errors++;
1117 if (status & RxAlignCntExp) bp->stats.rx_frame_errors++;
1118
1119
1120 if (status & TxErrorMask) bp->stats.tx_errors++;
1121 if (status & TxUnderrun) bp->stats.tx_fifo_errors++;
1122 if (status & TxNormalCollExp) bp->stats.collisions++;
1123 return IRQ_HANDLED;
1124}
1125
1126
1127
1128
1129#define SROMAddressLength 5
1130#define DataInOn 0x0008
1131#define DataInOff 0x0000
1132#define Clk 0x0002
1133#define ChipSelect 0x0001
1134#define SDIShiftCount 3
1135#define SD0ShiftCount 2
1136#define DelayValue 1000
1137#define SROMStartOffset 10
1138#define SROMReadCount 3
1139#define SROMAddressBits 6
1140#define EnetAddressOffset 20
1141
1142static unsigned char
1143bmac_clock_out_bit(struct net_device *dev)
1144{
1145 unsigned short data;
1146 unsigned short val;
1147
1148 bmwrite(dev, SROMCSR, ChipSelect | Clk);
1149 udelay(DelayValue);
1150
1151 data = bmread(dev, SROMCSR);
1152 udelay(DelayValue);
1153 val = (data >> SD0ShiftCount) & 1;
1154
1155 bmwrite(dev, SROMCSR, ChipSelect);
1156 udelay(DelayValue);
1157
1158 return val;
1159}
1160
1161static void
1162bmac_clock_in_bit(struct net_device *dev, unsigned int val)
1163{
1164 unsigned short data;
1165
1166 if (val != 0 && val != 1) return;
1167
1168 data = (val << SDIShiftCount);
1169 bmwrite(dev, SROMCSR, data | ChipSelect );
1170 udelay(DelayValue);
1171
1172 bmwrite(dev, SROMCSR, data | ChipSelect | Clk );
1173 udelay(DelayValue);
1174
1175 bmwrite(dev, SROMCSR, data | ChipSelect);
1176 udelay(DelayValue);
1177}
1178
1179static void
1180reset_and_select_srom(struct net_device *dev)
1181{
1182
1183 bmwrite(dev, SROMCSR, 0);
1184 udelay(DelayValue);
1185
1186
1187 bmac_clock_in_bit(dev, 1);
1188 bmac_clock_in_bit(dev, 1);
1189 bmac_clock_in_bit(dev, 0);
1190}
1191
1192static unsigned short
1193read_srom(struct net_device *dev, unsigned int addr, unsigned int addr_len)
1194{
1195 unsigned short data, val;
1196 int i;
1197
1198
1199 for (i = 0; i < addr_len; i++) {
1200 val = addr >> (addr_len-i-1);
1201 bmac_clock_in_bit(dev, val & 1);
1202 }
1203
1204
1205 data = 0;
1206 for (i = 0; i < 16; i++) {
1207 val = bmac_clock_out_bit(dev);
1208 data <<= 1;
1209 data |= val;
1210 }
1211 bmwrite(dev, SROMCSR, 0);
1212
1213 return data;
1214}
1215
1216
1217
1218
1219
1220
1221static int
1222bmac_verify_checksum(struct net_device *dev)
1223{
1224 unsigned short data, storedCS;
1225
1226 reset_and_select_srom(dev);
1227 data = read_srom(dev, 3, SROMAddressBits);
1228 storedCS = ((data >> 8) & 0x0ff) | ((data << 8) & 0xff00);
1229
1230 return 0;
1231}
1232
1233
1234static void
1235bmac_get_station_address(struct net_device *dev, unsigned char *ea)
1236{
1237 int i;
1238 unsigned short data;
1239
1240 for (i = 0; i < 6; i++)
1241 {
1242 reset_and_select_srom(dev);
1243 data = read_srom(dev, i + EnetAddressOffset/2, SROMAddressBits);
1244 ea[2*i] = bitrev(data & 0x0ff);
1245 ea[2*i+1] = bitrev((data >> 8) & 0x0ff);
1246 }
1247}
1248
1249static void bmac_reset_and_enable(struct net_device *dev)
1250{
1251 struct bmac_data *bp = dev->priv;
1252 unsigned long flags;
1253 struct sk_buff *skb;
1254 unsigned char *data;
1255
1256 spin_lock_irqsave(&bp->lock, flags);
1257 bmac_enable_and_reset_chip(dev);
1258 bmac_init_tx_ring(bp);
1259 bmac_init_rx_ring(bp);
1260 bmac_init_chip(dev);
1261 bmac_start_chip(dev);
1262 bmwrite(dev, INTDISABLE, EnableNormal);
1263 bp->sleeping = 0;
1264
1265
1266
1267
1268
1269 skb = dev_alloc_skb(ETHERMINPACKET);
1270 if (skb != NULL) {
1271 data = skb_put(skb, ETHERMINPACKET);
1272 memset(data, 0, ETHERMINPACKET);
1273 memcpy(data, dev->dev_addr, 6);
1274 memcpy(data+6, dev->dev_addr, 6);
1275 bmac_transmit_packet(skb, dev);
1276 }
1277 spin_unlock_irqrestore(&bp->lock, flags);
1278}
1279
1280static int __init bmac_probe(void)
1281{
1282 struct device_node *bmac;
1283
1284 MOD_INC_USE_COUNT;
1285
1286 for (bmac = find_devices("bmac"); bmac != 0; bmac = bmac->next)
1287 bmac_probe1(bmac, 0);
1288 for (bmac = find_compatible_devices("network", "bmac+"); bmac != 0;
1289 bmac = bmac->next)
1290 bmac_probe1(bmac, 1);
1291
1292 if (bmac_devs != 0) {
1293 proc_net_create ("bmac", 0, bmac_proc_info);
1294#ifdef CONFIG_PMAC_PBOOK
1295 pmu_register_sleep_notifier(&bmac_sleep_notifier);
1296#endif
1297 }
1298
1299 MOD_DEC_USE_COUNT;
1300
1301 return bmac_devs? 0: -ENODEV;
1302}
1303
1304static void __init bmac_probe1(struct device_node *bmac, int is_bmac_plus)
1305{
1306 int j, rev, ret;
1307 struct bmac_data *bp;
1308 unsigned char *addr;
1309 struct net_device *dev;
1310
1311 if (bmac->n_addrs != 3 || bmac->n_intrs != 3) {
1312 printk(KERN_ERR "can't use BMAC %s: need 3 addrs and 3 intrs\n",
1313 bmac->full_name);
1314 return;
1315 }
1316 addr = get_property(bmac, "mac-address", NULL);
1317 if (addr == NULL) {
1318 addr = get_property(bmac, "local-mac-address", NULL);
1319 if (addr == NULL) {
1320 printk(KERN_ERR "Can't get mac-address for BMAC %s\n",
1321 bmac->full_name);
1322 return;
1323 }
1324 }
1325
1326 if (bmac_emergency_rxbuf == NULL) {
1327 bmac_emergency_rxbuf = kmalloc(RX_BUFLEN, GFP_KERNEL);
1328 if (bmac_emergency_rxbuf == NULL) {
1329 printk(KERN_ERR "BMAC: can't allocate emergency RX buffer\n");
1330 return;
1331 }
1332 }
1333
1334 dev = alloc_etherdev(PRIV_BYTES);
1335 if (!dev) {
1336 printk(KERN_ERR "alloc_etherdev failed, out of memory for BMAC %s\n",
1337 bmac->full_name);
1338 return;
1339 }
1340
1341 bp = (struct bmac_data *) dev->priv;
1342 SET_MODULE_OWNER(dev);
1343 bp->node = bmac;
1344 spin_lock_init(&bp->lock);
1345
1346 if (!request_OF_resource(bmac, 0, " (bmac)")) {
1347 printk(KERN_ERR "BMAC: can't request IO resource !\n");
1348 goto out1;
1349 }
1350 if (!request_OF_resource(bmac, 1, " (bmac tx dma)")) {
1351 printk(KERN_ERR "BMAC: can't request TX DMA resource !\n");
1352 goto out2;
1353 }
1354 if (!request_OF_resource(bmac, 2, " (bmac rx dma)")) {
1355 printk(KERN_ERR "BMAC: can't request RX DMA resource !\n");
1356 goto out3;
1357 }
1358
1359 dev->base_addr = (unsigned long)
1360 ioremap(bmac->addrs[0].address, bmac->addrs[0].size);
1361 if (!dev->base_addr)
1362 goto out4;
1363
1364 dev->irq = bmac->intrs[0].line;
1365
1366 bmac_enable_and_reset_chip(dev);
1367 bmwrite(dev, INTDISABLE, DisableAll);
1368
1369 printk(KERN_INFO "%s: BMAC%s at", dev->name, (is_bmac_plus? "+": ""));
1370 rev = addr[0] == 0 && addr[1] == 0xA0;
1371 for (j = 0; j < 6; ++j) {
1372 dev->dev_addr[j] = rev? bitrev(addr[j]): addr[j];
1373 printk("%c%.2x", (j? ':': ' '), dev->dev_addr[j]);
1374 }
1375 XXDEBUG((", base_addr=%#0lx", dev->base_addr));
1376 printk("\n");
1377
1378
1379 bmac_enable_and_reset_chip(dev);
1380 bmwrite(dev, INTDISABLE, DisableAll);
1381
1382 dev->open = bmac_open;
1383 dev->stop = bmac_close;
1384 dev->hard_start_xmit = bmac_output;
1385 dev->get_stats = bmac_stats;
1386 dev->set_multicast_list = bmac_set_multicast;
1387 dev->set_mac_address = bmac_set_address;
1388
1389 bmac_get_station_address(dev, addr);
1390 if (bmac_verify_checksum(dev) != 0)
1391 goto err_out_iounmap;
1392
1393 bp->is_bmac_plus = is_bmac_plus;
1394 bp->tx_dma = (volatile struct dbdma_regs *)
1395 ioremap(bmac->addrs[1].address, bmac->addrs[1].size);
1396 if (!bp->tx_dma)
1397 goto err_out_iounmap;
1398 bp->tx_dma_intr = bmac->intrs[1].line;
1399 bp->rx_dma = (volatile struct dbdma_regs *)
1400 ioremap(bmac->addrs[2].address, bmac->addrs[2].size);
1401 if (!bp->rx_dma)
1402 goto err_out_iounmap_tx;
1403 bp->rx_dma_intr = bmac->intrs[2].line;
1404
1405 bp->tx_cmds = (volatile struct dbdma_cmd *) DBDMA_ALIGN(bp + 1);
1406 bp->rx_cmds = bp->tx_cmds + N_TX_RING + 1;
1407
1408 bp->queue = (struct sk_buff_head *)(bp->rx_cmds + N_RX_RING + 1);
1409 skb_queue_head_init(bp->queue);
1410
1411 init_timer(&bp->tx_timeout);
1412
1413 ret = request_irq(dev->irq, bmac_misc_intr, 0, "BMAC-misc", dev);
1414 if (ret) {
1415 printk(KERN_ERR "BMAC: can't get irq %d\n", dev->irq);
1416 goto err_out_iounmap_rx;
1417 }
1418 ret = request_irq(bmac->intrs[1].line, bmac_txdma_intr, 0, "BMAC-txdma", dev);
1419 if (ret) {
1420 printk(KERN_ERR "BMAC: can't get irq %d\n", bmac->intrs[1].line);
1421 goto err_out_irq0;
1422 }
1423 ret = request_irq(bmac->intrs[2].line, bmac_rxdma_intr, 0, "BMAC-rxdma", dev);
1424 if (ret) {
1425 printk(KERN_ERR "BMAC: can't get irq %d\n", bmac->intrs[2].line);
1426 goto err_out_irq1;
1427 }
1428
1429
1430
1431
1432 disable_irq(dev->irq);
1433 pmac_call_feature(PMAC_FTR_BMAC_ENABLE, bp->node, 0, 0);
1434
1435 if (register_netdev(dev) != 0) {
1436 printk(KERN_ERR "registration failed for BMAC %s\n",
1437 bmac->full_name);
1438 goto err_out_irq2;
1439 }
1440
1441 bp->next_bmac = bmac_devs;
1442 bmac_devs = dev;
1443 return;
1444
1445err_out_irq2:
1446 free_irq(bmac->intrs[2].line, dev);
1447err_out_irq1:
1448 free_irq(bmac->intrs[1].line, dev);
1449err_out_irq0:
1450 free_irq(dev->irq, dev);
1451err_out_iounmap_rx:
1452 iounmap((void *)bp->rx_dma);
1453err_out_iounmap_tx:
1454 iounmap((void *)bp->tx_dma);
1455err_out_iounmap:
1456 iounmap((void *)dev->base_addr);
1457out4:
1458 release_OF_resource(bp->node, 2);
1459out3:
1460 release_OF_resource(bp->node, 1);
1461out2:
1462 release_OF_resource(bp->node, 0);
1463out1:
1464 pmac_call_feature(PMAC_FTR_BMAC_ENABLE, bp->node, 0, 0);
1465 free_netdev(dev);
1466}
1467
1468static int bmac_open(struct net_device *dev)
1469{
1470 struct bmac_data *bp = (struct bmac_data *) dev->priv;
1471
1472
1473 bp->opened = 1;
1474 bmac_reset_and_enable(dev);
1475 enable_irq(dev->irq);
1476 dev->flags |= IFF_RUNNING;
1477 return 0;
1478}
1479
1480static int bmac_close(struct net_device *dev)
1481{
1482 struct bmac_data *bp = (struct bmac_data *) dev->priv;
1483 volatile struct dbdma_regs *rd = bp->rx_dma;
1484 volatile struct dbdma_regs *td = bp->tx_dma;
1485 unsigned short config;
1486 int i;
1487
1488 bp->sleeping = 1;
1489 dev->flags &= ~(IFF_UP | IFF_RUNNING);
1490
1491
1492 config = bmread(dev, RXCFG);
1493 bmwrite(dev, RXCFG, (config & ~RxMACEnable));
1494
1495 config = bmread(dev, TXCFG);
1496 bmwrite(dev, TXCFG, (config & ~TxMACEnable));
1497
1498 bmwrite(dev, INTDISABLE, DisableAll);
1499
1500
1501 st_le32(&rd->control, DBDMA_CLEAR(RUN|PAUSE|FLUSH|WAKE));
1502 st_le32(&td->control, DBDMA_CLEAR(RUN|PAUSE|FLUSH|WAKE));
1503
1504
1505 XXDEBUG(("bmac: free rx bufs\n"));
1506 for (i=0; i<N_RX_RING; i++) {
1507 if (bp->rx_bufs[i] != NULL) {
1508 dev_kfree_skb(bp->rx_bufs[i]);
1509 bp->rx_bufs[i] = NULL;
1510 }
1511 }
1512 XXDEBUG(("bmac: free tx bufs\n"));
1513 for (i = 0; i<N_TX_RING; i++) {
1514 if (bp->tx_bufs[i] != NULL) {
1515 dev_kfree_skb(bp->tx_bufs[i]);
1516 bp->tx_bufs[i] = NULL;
1517 }
1518 }
1519 XXDEBUG(("bmac: all bufs freed\n"));
1520
1521 bp->opened = 0;
1522 disable_irq(dev->irq);
1523 pmac_call_feature(PMAC_FTR_BMAC_ENABLE, bp->node, 0, 0);
1524
1525 return 0;
1526}
1527
1528static void
1529bmac_start(struct net_device *dev)
1530{
1531 struct bmac_data *bp = dev->priv;
1532 int i;
1533 struct sk_buff *skb;
1534 unsigned long flags;
1535
1536 if (bp->sleeping)
1537 return;
1538
1539 spin_lock_irqsave(&bp->lock, flags);
1540 while (1) {
1541 i = bp->tx_fill + 1;
1542 if (i >= N_TX_RING)
1543 i = 0;
1544 if (i == bp->tx_empty)
1545 break;
1546 skb = skb_dequeue(bp->queue);
1547 if (skb == NULL)
1548 break;
1549 bmac_transmit_packet(skb, dev);
1550 }
1551 spin_unlock_irqrestore(&bp->lock, flags);
1552}
1553
1554static int
1555bmac_output(struct sk_buff *skb, struct net_device *dev)
1556{
1557 struct bmac_data *bp = dev->priv;
1558 skb_queue_tail(bp->queue, skb);
1559 bmac_start(dev);
1560 return 0;
1561}
1562
1563static void bmac_tx_timeout(unsigned long data)
1564{
1565 struct net_device *dev = (struct net_device *) data;
1566 struct bmac_data *bp = (struct bmac_data *) dev->priv;
1567 volatile struct dbdma_regs *td = bp->tx_dma;
1568 volatile struct dbdma_regs *rd = bp->rx_dma;
1569 volatile struct dbdma_cmd *cp;
1570 unsigned long flags;
1571 unsigned short config, oldConfig;
1572 int i;
1573
1574 XXDEBUG(("bmac: tx_timeout called\n"));
1575 spin_lock_irqsave(&bp->lock, flags);
1576 bp->timeout_active = 0;
1577
1578
1579
1580
1581 cp = &bp->tx_cmds[bp->tx_empty];
1582
1583
1584
1585
1586
1587 config = bmread(dev, RXCFG);
1588 bmwrite(dev, RXCFG, (config & ~RxMACEnable));
1589 config = bmread(dev, TXCFG);
1590 bmwrite(dev, TXCFG, (config & ~TxMACEnable));
1591 out_le32(&td->control, DBDMA_CLEAR(RUN|PAUSE|FLUSH|WAKE|ACTIVE|DEAD));
1592 printk(KERN_ERR "bmac: transmit timeout - resetting\n");
1593 bmac_enable_and_reset_chip(dev);
1594
1595
1596 cp = bus_to_virt(ld_le32(&rd->cmdptr));
1597 out_le32(&rd->control, DBDMA_CLEAR(RUN|PAUSE|FLUSH|WAKE|ACTIVE|DEAD));
1598 out_le16(&cp->xfer_status, 0);
1599 out_le32(&rd->cmdptr, virt_to_bus(cp));
1600 out_le32(&rd->control, DBDMA_SET(RUN|WAKE));
1601
1602
1603 XXDEBUG((KERN_DEBUG "bmac: tx empty=%d fill=%d fullup=%d\n",
1604 bp->tx_empty, bp->tx_fill, bp->tx_fullup));
1605 i = bp->tx_empty;
1606 ++bp->stats.tx_errors;
1607 if (i != bp->tx_fill) {
1608 dev_kfree_skb(bp->tx_bufs[i]);
1609 bp->tx_bufs[i] = NULL;
1610 if (++i >= N_TX_RING) i = 0;
1611 bp->tx_empty = i;
1612 }
1613 bp->tx_fullup = 0;
1614 netif_wake_queue(dev);
1615 if (i != bp->tx_fill) {
1616 cp = &bp->tx_cmds[i];
1617 out_le16(&cp->xfer_status, 0);
1618 out_le16(&cp->command, OUTPUT_LAST);
1619 out_le32(&td->cmdptr, virt_to_bus(cp));
1620 out_le32(&td->control, DBDMA_SET(RUN));
1621
1622 XXDEBUG((KERN_DEBUG "bmac: starting %d\n", i));
1623 }
1624
1625
1626 oldConfig = bmread(dev, RXCFG);
1627 bmwrite(dev, RXCFG, oldConfig | RxMACEnable );
1628 oldConfig = bmread(dev, TXCFG);
1629 bmwrite(dev, TXCFG, oldConfig | TxMACEnable );
1630
1631 spin_unlock_irqrestore(&bp->lock, flags);
1632}
1633
1634#if 0
1635static void dump_dbdma(volatile struct dbdma_cmd *cp,int count)
1636{
1637 int i,*ip;
1638
1639 for (i=0;i< count;i++) {
1640 ip = (int*)(cp+i);
1641
1642 printk("dbdma req 0x%x addr 0x%x baddr 0x%x xfer/res 0x%x\n",
1643 ld_le32(ip+0),
1644 ld_le32(ip+1),
1645 ld_le32(ip+2),
1646 ld_le32(ip+3));
1647 }
1648
1649}
1650#endif
1651
1652static int
1653bmac_proc_info(char *buffer, char **start, off_t offset, int length)
1654{
1655 int len = 0;
1656 off_t pos = 0;
1657 off_t begin = 0;
1658 int i;
1659
1660 if (bmac_devs == NULL)
1661 return (-ENOSYS);
1662
1663 len += sprintf(buffer, "BMAC counters & registers\n");
1664
1665 for (i = 0; i<N_REG_ENTRIES; i++) {
1666 len += sprintf(buffer + len, "%s: %#08x\n",
1667 reg_entries[i].name,
1668 bmread(bmac_devs, reg_entries[i].reg_offset));
1669 pos = begin + len;
1670
1671 if (pos < offset) {
1672 len = 0;
1673 begin = pos;
1674 }
1675
1676 if (pos > offset+length) break;
1677 }
1678
1679 *start = buffer + (offset - begin);
1680 len -= (offset - begin);
1681
1682 if (len > length) len = length;
1683
1684 return len;
1685}
1686
1687
1688MODULE_AUTHOR("Randy Gobbel/Paul Mackerras");
1689MODULE_DESCRIPTION("PowerMac BMAC ethernet driver.");
1690MODULE_LICENSE("GPL");
1691
1692static void __exit bmac_cleanup (void)
1693{
1694 struct bmac_data *bp;
1695 struct net_device *dev;
1696
1697 if (bmac_emergency_rxbuf != NULL) {
1698 kfree(bmac_emergency_rxbuf);
1699 bmac_emergency_rxbuf = NULL;
1700 }
1701
1702 if (bmac_devs == 0)
1703 return;
1704#ifdef CONFIG_PMAC_PBOOK
1705 pmu_unregister_sleep_notifier(&bmac_sleep_notifier);
1706#endif
1707 proc_net_remove("bmac");
1708
1709 do {
1710 dev = bmac_devs;
1711 bp = (struct bmac_data *) dev->priv;
1712 bmac_devs = bp->next_bmac;
1713
1714 unregister_netdev(dev);
1715
1716 release_OF_resource(bp->node, 0);
1717 release_OF_resource(bp->node, 1);
1718 release_OF_resource(bp->node, 2);
1719 free_irq(dev->irq, dev);
1720 free_irq(bp->tx_dma_intr, dev);
1721 free_irq(bp->rx_dma_intr, dev);
1722
1723 free_netdev(dev);
1724 } while (bmac_devs != NULL);
1725}
1726
1727module_init(bmac_probe);
1728module_exit(bmac_cleanup);
1729
