linux/drivers/watchdog/iTCO_wdt.c
<<
>>
Prefs
   1/*
   2 *      intel TCO Watchdog Driver
   3 *
   4 *      (c) Copyright 2006-2011 Wim Van Sebroeck <wim@iguana.be>.
   5 *
   6 *      This program is free software; you can redistribute it and/or
   7 *      modify it under the terms of the GNU General Public License
   8 *      as published by the Free Software Foundation; either version
   9 *      2 of the License, or (at your option) any later version.
  10 *
  11 *      Neither Wim Van Sebroeck nor Iguana vzw. admit liability nor
  12 *      provide warranty for any of this software. This material is
  13 *      provided "AS-IS" and at no charge.
  14 *
  15 *      The TCO watchdog is implemented in the following I/O controller hubs:
  16 *      (See the intel documentation on http://developer.intel.com.)
  17 *      document number 290655-003, 290677-014: 82801AA (ICH), 82801AB (ICHO)
  18 *      document number 290687-002, 298242-027: 82801BA (ICH2)
  19 *      document number 290733-003, 290739-013: 82801CA (ICH3-S)
  20 *      document number 290716-001, 290718-007: 82801CAM (ICH3-M)
  21 *      document number 290744-001, 290745-025: 82801DB (ICH4)
  22 *      document number 252337-001, 252663-008: 82801DBM (ICH4-M)
  23 *      document number 273599-001, 273645-002: 82801E (C-ICH)
  24 *      document number 252516-001, 252517-028: 82801EB (ICH5), 82801ER (ICH5R)
  25 *      document number 300641-004, 300884-013: 6300ESB
  26 *      document number 301473-002, 301474-026: 82801F (ICH6)
  27 *      document number 313082-001, 313075-006: 631xESB, 632xESB
  28 *      document number 307013-003, 307014-024: 82801G (ICH7)
  29 *      document number 322896-001, 322897-001: NM10
  30 *      document number 313056-003, 313057-017: 82801H (ICH8)
  31 *      document number 316972-004, 316973-012: 82801I (ICH9)
  32 *      document number 319973-002, 319974-002: 82801J (ICH10)
  33 *      document number 322169-001, 322170-003: 5 Series, 3400 Series (PCH)
  34 *      document number 320066-003, 320257-008: EP80597 (IICH)
  35 *      document number 324645-001, 324646-001: Cougar Point (CPT)
  36 *      document number TBD                   : Patsburg (PBG)
  37 *      document number TBD                   : DH89xxCC
  38 *      document number TBD                   : Panther Point
  39 *      document number TBD                   : Lynx Point
  40 *      document number TBD                   : Lynx Point-LP
  41 */
  42
  43/*
  44 *      Includes, defines, variables, module parameters, ...
  45 */
  46
  47#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  48
  49/* Module and version information */
  50#define DRV_NAME        "iTCO_wdt"
  51#define DRV_VERSION     "1.10"
  52
  53/* Includes */
  54#include <linux/module.h>               /* For module specific items */
  55#include <linux/moduleparam.h>          /* For new moduleparam's */
  56#include <linux/types.h>                /* For standard types (like size_t) */
  57#include <linux/errno.h>                /* For the -ENODEV/... values */
  58#include <linux/kernel.h>               /* For printk/panic/... */
  59#include <linux/miscdevice.h>           /* For MODULE_ALIAS_MISCDEV
  60                                                        (WATCHDOG_MINOR) */
  61#include <linux/watchdog.h>             /* For the watchdog specific items */
  62#include <linux/init.h>                 /* For __init/__exit/... */
  63#include <linux/fs.h>                   /* For file operations */
  64#include <linux/platform_device.h>      /* For platform_driver framework */
  65#include <linux/pci.h>                  /* For pci functions */
  66#include <linux/ioport.h>               /* For io-port access */
  67#include <linux/spinlock.h>             /* For spin_lock/spin_unlock/... */
  68#include <linux/uaccess.h>              /* For copy_to_user/put_user/... */
  69#include <linux/io.h>                   /* For inb/outb/... */
  70#include <linux/mfd/core.h>
  71#include <linux/mfd/lpc_ich.h>
  72
  73#include "iTCO_vendor.h"
  74
  75/* Address definitions for the TCO */
  76/* TCO base address */
  77#define TCOBASE         (iTCO_wdt_private.tco_res->start)
  78/* SMI Control and Enable Register */
  79#define SMI_EN          (iTCO_wdt_private.smi_res->start)
  80
  81#define TCO_RLD         (TCOBASE + 0x00) /* TCO Timer Reload and Curr. Value */
  82#define TCOv1_TMR       (TCOBASE + 0x01) /* TCOv1 Timer Initial Value   */
  83#define TCO_DAT_IN      (TCOBASE + 0x02) /* TCO Data In Register        */
  84#define TCO_DAT_OUT     (TCOBASE + 0x03) /* TCO Data Out Register       */
  85#define TCO1_STS        (TCOBASE + 0x04) /* TCO1 Status Register        */
  86#define TCO2_STS        (TCOBASE + 0x06) /* TCO2 Status Register        */
  87#define TCO1_CNT        (TCOBASE + 0x08) /* TCO1 Control Register       */
  88#define TCO2_CNT        (TCOBASE + 0x0a) /* TCO2 Control Register       */
  89#define TCOv2_TMR       (TCOBASE + 0x12) /* TCOv2 Timer Initial Value   */
  90
  91/* internal variables */
  92static struct {         /* this is private data for the iTCO_wdt device */
  93        /* TCO version/generation */
  94        unsigned int iTCO_version;
  95        struct resource *tco_res;
  96        struct resource *smi_res;
  97        struct resource *gcs_res;
  98        /* NO_REBOOT flag is Memory-Mapped GCS register bit 5 (TCO version 2)*/
  99        unsigned long __iomem *gcs;
 100        /* the lock for io operations */
 101        spinlock_t io_lock;
 102        struct platform_device *dev;
 103        /* the PCI-device */
 104        struct pci_dev *pdev;
 105} iTCO_wdt_private;
 106
 107/* module parameters */
 108#define WATCHDOG_TIMEOUT 30     /* 30 sec default heartbeat */
 109static int heartbeat = WATCHDOG_TIMEOUT;  /* in seconds */
 110module_param(heartbeat, int, 0);
 111MODULE_PARM_DESC(heartbeat, "Watchdog timeout in seconds. "
 112        "5..76 (TCO v1) or 3..614 (TCO v2), default="
 113                                __MODULE_STRING(WATCHDOG_TIMEOUT) ")");
 114
 115static bool nowayout = WATCHDOG_NOWAYOUT;
 116module_param(nowayout, bool, 0);
 117MODULE_PARM_DESC(nowayout,
 118        "Watchdog cannot be stopped once started (default="
 119                                __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
 120
 121static int turn_SMI_watchdog_clear_off = 1;
 122module_param(turn_SMI_watchdog_clear_off, int, 0);
 123MODULE_PARM_DESC(turn_SMI_watchdog_clear_off,
 124        "Turn off SMI clearing watchdog (depends on TCO-version)(default=1)");
 125
 126/*
 127 * Some TCO specific functions
 128 */
 129
 130static inline unsigned int seconds_to_ticks(int seconds)
 131{
 132        /* the internal timer is stored as ticks which decrement
 133         * every 0.6 seconds */
 134        return (seconds * 10) / 6;
 135}
 136
 137static void iTCO_wdt_set_NO_REBOOT_bit(void)
 138{
 139        u32 val32;
 140
 141        /* Set the NO_REBOOT bit: this disables reboots */
 142        if (iTCO_wdt_private.iTCO_version == 2) {
 143                val32 = readl(iTCO_wdt_private.gcs);
 144                val32 |= 0x00000020;
 145                writel(val32, iTCO_wdt_private.gcs);
 146        } else if (iTCO_wdt_private.iTCO_version == 1) {
 147                pci_read_config_dword(iTCO_wdt_private.pdev, 0xd4, &val32);
 148                val32 |= 0x00000002;
 149                pci_write_config_dword(iTCO_wdt_private.pdev, 0xd4, val32);
 150        }
 151}
 152
 153static int iTCO_wdt_unset_NO_REBOOT_bit(void)
 154{
 155        int ret = 0;
 156        u32 val32;
 157
 158        /* Unset the NO_REBOOT bit: this enables reboots */
 159        if (iTCO_wdt_private.iTCO_version == 2) {
 160                val32 = readl(iTCO_wdt_private.gcs);
 161                val32 &= 0xffffffdf;
 162                writel(val32, iTCO_wdt_private.gcs);
 163
 164                val32 = readl(iTCO_wdt_private.gcs);
 165                if (val32 & 0x00000020)
 166                        ret = -EIO;
 167        } else if (iTCO_wdt_private.iTCO_version == 1) {
 168                pci_read_config_dword(iTCO_wdt_private.pdev, 0xd4, &val32);
 169                val32 &= 0xfffffffd;
 170                pci_write_config_dword(iTCO_wdt_private.pdev, 0xd4, val32);
 171
 172                pci_read_config_dword(iTCO_wdt_private.pdev, 0xd4, &val32);
 173                if (val32 & 0x00000002)
 174                        ret = -EIO;
 175        }
 176
 177        return ret; /* returns: 0 = OK, -EIO = Error */
 178}
 179
 180static int iTCO_wdt_start(struct watchdog_device *wd_dev)
 181{
 182        unsigned int val;
 183
 184        spin_lock(&iTCO_wdt_private.io_lock);
 185
 186        iTCO_vendor_pre_start(iTCO_wdt_private.smi_res, wd_dev->timeout);
 187
 188        /* disable chipset's NO_REBOOT bit */
 189        if (iTCO_wdt_unset_NO_REBOOT_bit()) {
 190                spin_unlock(&iTCO_wdt_private.io_lock);
 191                pr_err("failed to reset NO_REBOOT flag, reboot disabled by hardware/BIOS\n");
 192                return -EIO;
 193        }
 194
 195        /* Force the timer to its reload value by writing to the TCO_RLD
 196           register */
 197        if (iTCO_wdt_private.iTCO_version == 2)
 198                outw(0x01, TCO_RLD);
 199        else if (iTCO_wdt_private.iTCO_version == 1)
 200                outb(0x01, TCO_RLD);
 201
 202        /* Bit 11: TCO Timer Halt -> 0 = The TCO timer is enabled to count */
 203        val = inw(TCO1_CNT);
 204        val &= 0xf7ff;
 205        outw(val, TCO1_CNT);
 206        val = inw(TCO1_CNT);
 207        spin_unlock(&iTCO_wdt_private.io_lock);
 208
 209        if (val & 0x0800)
 210                return -1;
 211        return 0;
 212}
 213
 214static int iTCO_wdt_stop(struct watchdog_device *wd_dev)
 215{
 216        unsigned int val;
 217
 218        spin_lock(&iTCO_wdt_private.io_lock);
 219
 220        iTCO_vendor_pre_stop(iTCO_wdt_private.smi_res);
 221
 222        /* Bit 11: TCO Timer Halt -> 1 = The TCO timer is disabled */
 223        val = inw(TCO1_CNT);
 224        val |= 0x0800;
 225        outw(val, TCO1_CNT);
 226        val = inw(TCO1_CNT);
 227
 228        /* Set the NO_REBOOT bit to prevent later reboots, just for sure */
 229        iTCO_wdt_set_NO_REBOOT_bit();
 230
 231        spin_unlock(&iTCO_wdt_private.io_lock);
 232
 233        if ((val & 0x0800) == 0)
 234                return -1;
 235        return 0;
 236}
 237
 238static int iTCO_wdt_ping(struct watchdog_device *wd_dev)
 239{
 240        spin_lock(&iTCO_wdt_private.io_lock);
 241
 242        iTCO_vendor_pre_keepalive(iTCO_wdt_private.smi_res, wd_dev->timeout);
 243
 244        /* Reload the timer by writing to the TCO Timer Counter register */
 245        if (iTCO_wdt_private.iTCO_version == 2)
 246                outw(0x01, TCO_RLD);
 247        else if (iTCO_wdt_private.iTCO_version == 1) {
 248                /* Reset the timeout status bit so that the timer
 249                 * needs to count down twice again before rebooting */
 250                outw(0x0008, TCO1_STS); /* write 1 to clear bit */
 251
 252                outb(0x01, TCO_RLD);
 253        }
 254
 255        spin_unlock(&iTCO_wdt_private.io_lock);
 256        return 0;
 257}
 258
 259static int iTCO_wdt_set_timeout(struct watchdog_device *wd_dev, unsigned int t)
 260{
 261        unsigned int val16;
 262        unsigned char val8;
 263        unsigned int tmrval;
 264
 265        tmrval = seconds_to_ticks(t);
 266
 267        /* For TCO v1 the timer counts down twice before rebooting */
 268        if (iTCO_wdt_private.iTCO_version == 1)
 269                tmrval /= 2;
 270
 271        /* from the specs: */
 272        /* "Values of 0h-3h are ignored and should not be attempted" */
 273        if (tmrval < 0x04)
 274                return -EINVAL;
 275        if (((iTCO_wdt_private.iTCO_version == 2) && (tmrval > 0x3ff)) ||
 276            ((iTCO_wdt_private.iTCO_version == 1) && (tmrval > 0x03f)))
 277                return -EINVAL;
 278
 279        iTCO_vendor_pre_set_heartbeat(tmrval);
 280
 281        /* Write new heartbeat to watchdog */
 282        if (iTCO_wdt_private.iTCO_version == 2) {
 283                spin_lock(&iTCO_wdt_private.io_lock);
 284                val16 = inw(TCOv2_TMR);
 285                val16 &= 0xfc00;
 286                val16 |= tmrval;
 287                outw(val16, TCOv2_TMR);
 288                val16 = inw(TCOv2_TMR);
 289                spin_unlock(&iTCO_wdt_private.io_lock);
 290
 291                if ((val16 & 0x3ff) != tmrval)
 292                        return -EINVAL;
 293        } else if (iTCO_wdt_private.iTCO_version == 1) {
 294                spin_lock(&iTCO_wdt_private.io_lock);
 295                val8 = inb(TCOv1_TMR);
 296                val8 &= 0xc0;
 297                val8 |= (tmrval & 0xff);
 298                outb(val8, TCOv1_TMR);
 299                val8 = inb(TCOv1_TMR);
 300                spin_unlock(&iTCO_wdt_private.io_lock);
 301
 302                if ((val8 & 0x3f) != tmrval)
 303                        return -EINVAL;
 304        }
 305
 306        wd_dev->timeout = t;
 307        return 0;
 308}
 309
 310static unsigned int iTCO_wdt_get_timeleft(struct watchdog_device *wd_dev)
 311{
 312        unsigned int val16;
 313        unsigned char val8;
 314        unsigned int time_left = 0;
 315
 316        /* read the TCO Timer */
 317        if (iTCO_wdt_private.iTCO_version == 2) {
 318                spin_lock(&iTCO_wdt_private.io_lock);
 319                val16 = inw(TCO_RLD);
 320                val16 &= 0x3ff;
 321                spin_unlock(&iTCO_wdt_private.io_lock);
 322
 323                time_left = (val16 * 6) / 10;
 324        } else if (iTCO_wdt_private.iTCO_version == 1) {
 325                spin_lock(&iTCO_wdt_private.io_lock);
 326                val8 = inb(TCO_RLD);
 327                val8 &= 0x3f;
 328                if (!(inw(TCO1_STS) & 0x0008))
 329                        val8 += (inb(TCOv1_TMR) & 0x3f);
 330                spin_unlock(&iTCO_wdt_private.io_lock);
 331
 332                time_left = (val8 * 6) / 10;
 333        }
 334        return time_left;
 335}
 336
 337/*
 338 *      Kernel Interfaces
 339 */
 340
 341static const struct watchdog_info ident = {
 342        .options =              WDIOF_SETTIMEOUT |
 343                                WDIOF_KEEPALIVEPING |
 344                                WDIOF_MAGICCLOSE,
 345        .firmware_version =     0,
 346        .identity =             DRV_NAME,
 347};
 348
 349static const struct watchdog_ops iTCO_wdt_ops = {
 350        .owner =                THIS_MODULE,
 351        .start =                iTCO_wdt_start,
 352        .stop =                 iTCO_wdt_stop,
 353        .ping =                 iTCO_wdt_ping,
 354        .set_timeout =          iTCO_wdt_set_timeout,
 355        .get_timeleft =         iTCO_wdt_get_timeleft,
 356};
 357
 358static struct watchdog_device iTCO_wdt_watchdog_dev = {
 359        .info =         &ident,
 360        .ops =          &iTCO_wdt_ops,
 361};
 362
 363/*
 364 *      Init & exit routines
 365 */
 366
 367static void iTCO_wdt_cleanup(void)
 368{
 369        /* Stop the timer before we leave */
 370        if (!nowayout)
 371                iTCO_wdt_stop(&iTCO_wdt_watchdog_dev);
 372
 373        /* Deregister */
 374        watchdog_unregister_device(&iTCO_wdt_watchdog_dev);
 375

 377        c#(iTCO_wdt_private.tco_res->start,
 37328"> 328                c#ources_. ze(iTCO_wdt_private.tco_res));
 379        c#(iTCO_wdt_private.smi_res->start,
 380                        c#ources_. ze(iTCO_wdt_private.smi_res));
 381        if (iTCO_wdt_private.iTCO_version == 2) {
 382                iounmap(iTCO_wdt_private.gcs);
 383                c#(iTCO_wdt_private.gcs_res->start,
 384                                c#ources_. ze(iTCO_wdt_private.gcs_res));
 385        }
 3de=c#ources_. z ref="_) 379        iTCO_wdt_private.tco_res));
 288   3     38href="+code=spin_lock" class" class="sref">iTCO_wdt_private.smi_res));
 289   3     38href="+code=iTCO_wdt_set_NO_REBOOT_bisref">iTCO_wdt_private.gcs_res));
 290
iTCO_wdt_private.gcs);
 291   3     3      rs/watchdog/iTCO_wdt.c#L386" id="L386" class="line3 name="L292"> 292   3     39rivers/watchdog/iTCO_wdt.c#L373" id="L373" class="line3 name="L293"> 293   3    }3else ief="+code=iTCO_wdt_ping" class="srefrobiTCO_wdt_private.watchdog_unregisplatformsref">wdrivewd_dev" class="s">iTCO_wdt_watchdo="drivers/watchdog/iTCO_wdt.c#L311" id="L311" class="line3 name="L294"> 294   3     3      rs/watchdog/iTCO_wdt.c#L382" id="L382" class="line3 name="L295"> 295   3     3      ,
 296   3     3       name="L332 6) / 10;      rs/watchdog/iTCO_wdt.c#L335" id="L335" clae 49s name="L297"> 297   3     3      watchdog_infowdrivewd_dev" class="sichef">watchdog_infowdrive=inb" c" class="s">iTCO_wdt_watcTCO_wdt_private.iTCO_wdt_watcTCO_wdode=ping" class="gisplatfoataf">watchdog_unregisplatfoata0;      rs/watchdog/iTCO_wdt.c#L335" id="L335" class="line" name="L298"> 298 299watchdog_infowrivers/watchdog/iTCO_wdt.c#L311" id="L314" class="4ine" name="L300"> 300ops =    uef="drivers/watchdog/iTCO_wdt.c#L335" id="L334" class="4ine" name="L301"> 301 302iTCO_wdt_set>(&iTCO_wdt_private.io_lock);
 303 304iTCO_wdt_private.tco_res));
 295e(watchdog_unregisplatfe(iTCO_wdt_watcTCO_wdcode=TCOv1_TMR" cIORESOURCE_IOs">iTCO_wdt_watIORESOURCE_IOO_wdcode=TCOv1_TMR" cICH_RES_IO_44"s">iTCO_wdt_watICH_RES_IO_44"ef="drivers/watchdog/iTCO_wdt.c#L331" id="L334"6class="4ine" name="L296"> 296iTCO_wdt_private.tco_res));
 297ops =    uef="drivers/watchdog/iTCO_wdt.c#L335" id="L334"8class="4ine" name="L298"> 298 309iTCO_wdt_private.smi_res));
 310e(watchdog_unregisplatfe(iTCO_wdt_watcTCO_wdcode=TCOv1_TMR" cIORESOURCE_IOs">iTCO_wdt_watIORESOURCE_IOO_wdcode=TCOv1_TMR" cICH_RES_IO_SMIs">iTCO_wdt_watICH_RES_IO_SMIef="drivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L311"> 311iTCO_wdt_private.smi_res));
 312ops =    uef="drivers/watchdog/iTCO_wdt.c#L335" id="L334" class="4ine" name="L313"> 313 314iTCO_wdt_private.iTCO_version == 2) {
watchdog_infowt_private.iTCO_version == 2) {
 315iTCO_wdt_private.iTCO_wdt_watcTCO_wddrive=inb" c" class="s">iTCO_wdt_watcTCO_wdrivers/watchdog/iTCO_wdt.c#L335" id="L334"6class="4ine" name="L316"> 316iTCO_wdt_private.iTCO_wdt_watpcTCO_wddrive=inb" c" clasto_pci"sref">iTCO_wdt_watto_pci"sre="+code=iTCO_wdt_pris="s">iTCO_wdt_watcTCO_wdt_private.iTCO_wdt_watcTCO_wdode=ping" class="arsref">ident,
<"arsreef="drivers/watchdog/iTCO_wdt.c#L331" id="L334"7class="4ine" name="L317"> 317 318/*
 319                 * ne* Gut statMemory-Mapped GCS
<, 320                 * ne* NO_REBOOT flag (Tmer 2).ref="drivers/watchdog/iTCO_wdt.c#L364" id="L364" class="4ine" name="L321"> 321                 * ne*href="drivers/watchdog/iTCO_wdt.c#L377" id="L374" class="4ine" name="L322"> 322iTCO_wdt_private.iTCO_version == 2) {
 323iTCO_wdt_private.gcs_res));
watchdog_unregisplatfe(iTCO_wdt_watcTCO_wdcivers/watchdog/iTCO_wdt.c#L283" id="L284" class="4ine" name="L324"> 324iTCO_wdt_watIORESOURCE_MEMO_wdcivers/watchdog/iTCO_wdt.c#L283" id="L284"5class="4ine" name="L325"> 325iTCO_wdt_watICH_RES_MEM_GCSef="drivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L326"> 326 327iTCO_wdt_private.gcs_res));
         328ops =    uef="drivers/watchdog/iTCO_wdt.c#L335" id="L334" class="4ine" name="L329"> 329 330c#iTCO_wdt_private.gcs_res->start,
 331c#ources_. ze(iTCO_wdt_private.gcs_res));
iTCO_wdt_watcTCO_wdt_private.iTCO_wdt_wat 331ref="ddrivers/watchdog/iTCO_wdt.c#L283" id="L284" class="4ine" name="L332"> 332,
,
 333ops =    uef="drivers/watchdog/iTCO_wdt.c#L335" id="L334" class="4ine" name="L334"> 334 335iTCO_wdt_private.gcs);
iounmap(iTCO_wdt_private.gcs_res->start,
 336c#ources_. ze(iTCO_wdt_private.gcs_res));
 337iTCO_wdt_private.gcs);
 338                ,
iTCO_wdt_watEIOO_wdrivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L339"> 339gcs);
 340 341 342 343/* Deregister *Check chipset's NO_REBOOT bite*href="drivers/watchdog/iTCO_wdt.c#L377" id="L374" class="4ine" name="L344"> 344,NO_REBOOT_bref">iTCO_wdt_setvate" claun/a>,NO_REBOOT_bre="+co (iTCO_version ==_hearcheck_nareboot_re="+co ddrivers/watchdog/iTCO_wdt.c#L283" id="L284" class="4ine" name="L345"> 345watchdog_infersiche="+codcomment">/* strsref>"unable *//BIOS\n"ref="drdrivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L346"> 346,
/* Deregister *Cannot 347gcs);
 348 349 350/* Stop the timeut statNO_REBOOT bitetoopre==_t la>
 351,NO_REBOOT_bref">iTCO_wdt_setvate" cla/a>,NO_REBOOT_bre="+co rivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L352"> 352 353/* Deregister *T */
 354c#iTCO_wdt_private.smi_res->start,
 355c#ources_. ze(iTCO_wdt_private.smi_res));
iTCO_wdt_watcTCO_wdt_private.iTCO_wdt_wat 331ref="ddrivers/watchdog/iTCO_wdt.c#L283" id="L284" class="4ine" name="L356"> 356owner = ersere="+codcomment">/* strsref>"I/O adda hs 0x%04llx al Timyeine se, ormsre disabled\n"ref="drrivers/watchdog/iTCO_wdt.c#L380" id="L384" class="4ine" name="L357"> 357 358,
,
 359gcs);
 360 361);
iTCO_wdt_watt"+c_SMIv);
iTCO_wdt_private.iTCO_version == 2) {
 362/*
 363/*
 364 *      Init href="+coooooooo* Disables/ 365 */
 366 name="L332 6) / 10;  +code=inb" class="sref">tmrval)
sre="+code=iTCO_wdt_priSMI_ENe" name=">);
 367 name="L332 6) / 10;  +
/*
 368tmrval)
"sre="+code=iTCO_wdt_pri"sref"> name="L332 6) / 10;  code=TCOv1_TMR" cSMI_ENe" name=">);
 369 370 371c#iTCO_wdt_private.tco_res->start,
 372c#ources_. ze(iTCO_wdt_private.tco_res));
iTCO_wdt_watcTCO_wdt_private.iTCO_wdt_wat 331ref="ddrivers/watchdog/iTCO_wdt.c#L283" id="L284" class="4ine" name="L373"> 373owner = ersere="+codcomment">/* strsref>"I/O adda hs 0x%04llx al Timyeine se, ormsre disabled\n"ref="drrivers/watchdog/iTCO_wdt.c#L380" id="L384" class="4ine" name="L374"> 374WDIOF_MAGICC80"BAreef="drivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L375"> 375,
,

<4 href47         gcs);
 377 37328"4 328<47f="drivers/watchdog/iTCO_wdt.c#L349" id="L344" class="4ine" name="L379"> 379watchdog_infersiche="+codcomment">/* strsref>"Found a %s/ 380watchdog_infowt_private.iTCO_wdt_wat 331ref=code=TCOv1_TMR" co="sichef">watchdog_infowt_private.iTCO_version == 2) {
WDIOF_MAGICC80"BAreef="drivers/watchdog/iTCO_wdt.c#L331" id="L334" class="4ine" name="L381"> 381 382/* Deregister *Coidr "srer */( 383inw(TCO1_STS) & 0x000;h"comment">/* Deregister *Coidr = 2) ">iounmap(iounm4;O_wdt_p51a hably old) se iu == 2) {
iounmap(iounm4;O_wdt2p51a hably old) se iu<2 href="drivers/watchdlass="4ine" dt_p51a hSECOND_TO hreref="drivers/watchdlass="4ily old) se iuiounmap(iounm4;O_wdt2p51a hably old) se iu<2 href="drivers/watchdlass="4ine" dt_p51a hdog/ihreref="drivers/watchdlass="4ily old) se iuiTCO_wdt_private.4co_re4));
 375
iTCO_wdt_w.
4mi_re4));
 375
iTCO_wdt_w> 355        .iTCO_wdt_wWATCHDOG_43                 ATCHDOG_43 og/iTCO_wdt.c#L386" id="L384" class="4ine" nahref="+co4e=gcs_res" class="sref">4cs_re4));
 375
iounm4;O_              gcs<4a>);
4a href="drive=inb" class="srefNULEINVA="L375"> 375
iTCO_wdt_w41f="drivers/watchdog/iTCO_wdt.oataf">watchdog_unregisplatfoata0;      rs/watchdog/iTCO_wdt.c#L335" id="L335" class="line" name="L298"> 1f="drivers/watchdog/iTCO_wdt.TCO_wdt.c#L386" id="L384" class="4ine" nah 382 2934  3    }3else ief="+code4iTCO_49" id="L374" class="4ine" name="L383"> MakeiTCO_wablyref="+codis 44   unn/* Deregister 45  39rive namode=oomment">/o4900;h"comment">/* Deregister 45 dt_watICH_RES_IO_44"ef="drivers/watc  3  4   rs/nt">/o4900;h"comment">/* Deregister 45 dtf="driverme="L295"> 295   3  4  3  4   /* Deregister *Check chipsettha 296   3  4  3  4    */
iounm4;O_wdt2p51a hably old) se iu49s n4me="L297"> 297   3  4  3  4   ,N"sref">iTCO_wdt_set_timeout,
4cs_re4));
 298laun/a>,N"sref">iTCO_wdt_set_timeout,
4cs_re4));
iTCO_wment">/o4900;h"comment">/* Deregister 45 dts">iTCO_wme="L299"> 299watchdog_infersiche="+codcomment">/* strsref>"Found af="drivavaluesrivaofOrange, us>4   80"BA;ref="drrivers/watchdog/iTCO_wdt.c#L380" id="L384" clas5="4ine" n5me="L300"> 300iTCO_wment">/o4900;h"comment">/* Deregister 45 5="4ine" n5me="L301"> 301 302 303watchdog_unregister_deviceiTCO_wdt_watchdog_dev);
 304,
 295owner = ersere="+codcomment">/* strsref>"I/O addc het NO_ href="ly old) s(V= 2) {odc, 80"BAt;ref="drrivers/wa hdrivers/watchtart,
 296   3  5 gtmchdog_infersichemif">gtmcdrivers/a>,
<> 375owner = er 295 305watchdog_infersiche="+codcomment">/* strsref>&q; 315 375
 315 1f="drivers/watchdog/iTCO_wdt.TCO_wdt.c#5L334" cla5s="4ine" name="L312"> 315,
 h Ts="sref="L375"> 375
 315 315gtmchdog_infersichemi:="drivers/watchdog/iTCO_wdt.c#L244" id=5L284" class="4ine" name="L315"> 315c#(iTCO_wdt_private.tco_res->start,
 315c#ources_. ze(iTCO_wdt_private.tco_res));
 315gcs);
 315
c#(iTCO_wdt_private.smi_res->start,
 315c#ources_. ze(iTCO_wdt_private.smi_res));
 325gcs);
 325iTCO_wdt_private.iTCO_version == 2) {
 325iounmap(iTCO_wdt_private.gcs);
 325gcs);
 325iTCO_wdt_private.iTCO_version == 2) {
 325c#(iTCO_wdt_private.gcs_res->start,
 325c#ources_. ze(iTCO_wdt_private.gcs_res));
 325ops =    ue:="drivers/watchdog/iTCO_wdt.c#L244" id=5L334"8cla5s="4ine" name="L328"> 325iTCO_wdt_private.tco_res));
 325iTCO_wdt_private.smi_res));
 335iTCO_wdt_private.gcs_res));
 335iTCO_wdt_private.gcs);
 335 335,
 h Tdrrivers/wa hdrivers/watchtart,
 335 335 335iTCO_wdt_privatewatchdog_unregisplatformsref">wdrivewd_dev" class="s">iTCO_wdt_watchdo="drivers/watchdog/iTCO_wdt.c#L311" id=5L334" cla5s="4ine" name="L337"> 335 335            "+code=iTCO_wdt_private" class="sref">iTCO_wdt_private.tco_res));
iTCO_wdt_private.smi_res));
 335 345 345,
 h Ts="sref="L375"> 375
 345 345 345iTCO_versionwatchdog_unregisplatformsref">wdrivewd_dev" class="s">iTCO_wdt_watchdo="drivers/watchdog/iTCO_wdt.c#L311" id=5L284" cla5s="4ine" name="L345"> 345 345 345 345 345watchdog_unregisplatchd 44  "+code=outb" class="sreflatchdmsref">watchdogass="sreflatchda href=ve=iE!L37s/watchdog/iTCO_wdt.c#L283" id="L314" cla5s="4ine" name="L350"> 355. 355iTCO_wdtremov=href         _pririve=inb" class="iate"remov="sref">iTCO_wdt_private 355iTCO_ver"hutdow=href       _pririve=inb" class="iate""hutdow="sref">iTCO_version 355watchdoglatchda hre        _pve=iE!L37s/watchdog/iTCO_wdt.c#L283" id="L374" cla5s="4ine" name="L354"> 355watchdogow=hd 47   _pririve=inb" claTHIS_MODUL"BAref">WDIOF_MAGHIS_MODUL"hreff="drivers/watchdog/iTCO_wdt.c#L384" id=5L284" cla5s="4ine" name="L355"> 355iTCO_wdt_wat 331   _pririve=inb" claDRV_NAM"BAref">WDIOF_MADRV_NAM"hreff="drivers/watchdog/iTCO_wdt.c#L384" id=5L334" cla5s="4ine" name="L356"> 355 355 355 355iTCO_wdt_p;iTCO_wdt_private<; 365 365 365 365watchdog_infersiche="+codcomment">/* strsref>&qIntel37;s/WiTCODog = 2)r Datchd vd a &#odc, 80"BAt;ref="drrivers/wa hdrDRV_VERSIOMI_ENe" name=">)DRV_VERSIOM 365/o4900;h"comment">/* Der5L364" cla5s="4ine" name="L365"> 365owner/ter_devicmsref">watchdog_unregisplatchdter_deviciche=href="+code=iTCO_wdt_watchdoglatchdmsref">watchdogass="sreflatchda href="drivers/watchdog/iTCO_wdt.c#L331" id=5L334" cla5s="4ine" name="L366"> 365owner 365,
 h Tdrrivers/wa hdrcegisplat>owner 365 365,
 h Ts="sref="L375"> 375
 375 375 1f="drivers/watchdog/iTCO_wdt.TCO_wdt.c#5L374" cla5s="4ine" name="L372"> 375iTCO_wdt_pexaaicrepririve=inb" class="iate"SMI nul_modul="sref">iTCO_wdt_private 375 375watchdog_unregisplatchdt;
watchdogass="sreflatchda href="drivers/watchdog/iTCO_wdt.c#L331" id=5L334" cla5s="4ine" name="L375"> 375watchdog_infersiche="+codcomment">/* strsref>&qWNO_ hrefModul= Unloadsabled\n"refef="drivers/watchdog/iTCO_wdt.c#L331" id=5L334" cla5s="4ine" name="L3="L27375>
<4 5ref47 "+co    rs/watchdog/iTCO_wdt.c#L386" id=5L334" cla5s="4ine" name="L377"> 375 37528"4 528<47f"+code=tmrval" modul=p;iTCO_wdtmodul=p;iTCO_wdt_private<; 375iTCO_wdtmodul=pexaahref="+code=iTCO_wdt_private"SMI nul_modul="sref">iTCO_wdt_private 385 385iTCO_wdtMODUL"_AUTHORiche="+codcomment">/* strsref>&qWim Vsre ebro *Ch<wim@iguana.beref=ed\n"refef="drivers/watchdog/iTCO_wdt.c#L331" id=5L304" cla5s="4ine" name="L382"> 385/* strsref>&qIntel37;s/WiTCODog = 2)r Datchded\n"refef="drivers/watchdog/iTCO_wdt.c#L331" id=5L284" cla5s="4ine" name="L383"> 385WDIOF_MAMODUL"_LICEN0"iche="+codcomment">/* strsref>&qGPLed\n"refef="drivers/watchdog/iTCO_wdt.c#L331" id=5L334" cla5ref="drivers/watchdlass=54ine"5dt_p51"+code=iTCO_wdtMODUL"_ALIAS_MISCss="srNODEVtartiTCO_wdt/watchdogMINOR/* strsref>&q_unregis:ed\n"refpririve=inb" claDRV_NAM"BAref">WDIOF_MADRV_NAM"hrefef="drivers/watchdog/iTCO_wdt.c#L331" id=5<334" cla5 se iuLXR > */u == bled"drivers/mailto:lxc@ef=ux.no">lxc@ef=ux.nohref=
lxc.ef=ux.no kindly hoevidbled"drivers/http://www.redpill-ef=pro.no">Redpill Lf=pro ASiche, provid)r of Lf=ux > nsulneratsrd optgene ns sertfors since 1995.