1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#ifndef __SOUND_ASOUND_H
24#define __SOUND_ASOUND_H
25
26#include <linux/types.h>
27
28#ifdef __KERNEL__
29#include <linux/ioctl.h>
30#include <linux/time.h>
31#include <asm/byteorder.h>
32
33#ifdef __LITTLE_ENDIAN
34#define SNDRV_LITTLE_ENDIAN
35#else
36#ifdef __BIG_ENDIAN
37#define SNDRV_BIG_ENDIAN
38#else
39#error "Unsupported endian..."
40#endif
41#endif
42
43#endif
44
45
46
47
48
49#define SNDRV_PROTOCOL_VERSION(major, minor, subminor) (((major)<<16)|((minor)<<8)|(subminor))
50#define SNDRV_PROTOCOL_MAJOR(version) (((version)>>16)&0xffff)
51#define SNDRV_PROTOCOL_MINOR(version) (((version)>>8)&0xff)
52#define SNDRV_PROTOCOL_MICRO(version) ((version)&0xff)
53#define SNDRV_PROTOCOL_INCOMPATIBLE(kversion, uversion) \
54 (SNDRV_PROTOCOL_MAJOR(kversion) != SNDRV_PROTOCOL_MAJOR(uversion) || \
55 (SNDRV_PROTOCOL_MAJOR(kversion) == SNDRV_PROTOCOL_MAJOR(uversion) && \
56 SNDRV_PROTOCOL_MINOR(kversion) != SNDRV_PROTOCOL_MINOR(uversion)))
57
58
59
60
61
62
63
64struct snd_aes_iec958 {
65 unsigned char status[24];
66 unsigned char subcode[147];
67 unsigned char pad;
68 unsigned char dig_subframe[4];
69};
70
71
72
73
74
75
76
77struct snd_cea_861_aud_if {
78 unsigned char db1_ct_cc;
79 unsigned char db2_sf_ss;
80 unsigned char db3;
81 unsigned char db4_ca;
82 unsigned char db5_dminh_lsv;
83};
84
85
86
87
88
89
90
91#define SNDRV_HWDEP_VERSION SNDRV_PROTOCOL_VERSION(1, 0, 1)
92
93enum {
94 SNDRV_HWDEP_IFACE_OPL2 = 0,
95 SNDRV_HWDEP_IFACE_OPL3,
96 SNDRV_HWDEP_IFACE_OPL4,
97 SNDRV_HWDEP_IFACE_SB16CSP,
98 SNDRV_HWDEP_IFACE_EMU10K1,
99 SNDRV_HWDEP_IFACE_YSS225,
100 SNDRV_HWDEP_IFACE_ICS2115,
101 SNDRV_HWDEP_IFACE_SSCAPE,
102 SNDRV_HWDEP_IFACE_VX,
103 SNDRV_HWDEP_IFACE_MIXART,
104 SNDRV_HWDEP_IFACE_USX2Y,
105 SNDRV_HWDEP_IFACE_EMUX_WAVETABLE,
106 SNDRV_HWDEP_IFACE_BLUETOOTH,
107 SNDRV_HWDEP_IFACE_USX2Y_PCM,
108 SNDRV_HWDEP_IFACE_PCXHR,
109 SNDRV_HWDEP_IFACE_SB_RC,
110 SNDRV_HWDEP_IFACE_HDA,
111 SNDRV_HWDEP_IFACE_USB_STREAM,
112
113
114 SNDRV_HWDEP_IFACE_LAST = SNDRV_HWDEP_IFACE_USB_STREAM
115};
116
117struct snd_hwdep_info {
118 unsigned int device;
119 int card;
120 unsigned char id[64];
121 unsigned char name[80];
122 int iface;
123 unsigned char reserved[64];
124};
125
126
127struct snd_hwdep_dsp_status {
128 unsigned int version;
129 unsigned char id[32];
130 unsigned int num_dsps;
131 unsigned int dsp_loaded;
132 unsigned int chip_ready;
133 unsigned char reserved[16];
134};
135
136struct snd_hwdep_dsp_image {
137 unsigned int index;
138 unsigned char name[64];
139 unsigned char __user *image;
140 size_t length;
141 unsigned long driver_data;
142};
143
144#define SNDRV_HWDEP_IOCTL_PVERSION _IOR ('H', 0x00, int)
145#define SNDRV_HWDEP_IOCTL_INFO _IOR ('H', 0x01, struct snd_hwdep_info)
146#define SNDRV_HWDEP_IOCTL_DSP_STATUS _IOR('H', 0x02, struct snd_hwdep_dsp_status)
147#define SNDRV_HWDEP_IOCTL_DSP_LOAD _IOW('H', 0x03, struct snd_hwdep_dsp_image)
148
149
150
151
152
153
154
155#define SNDRV_PCM_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 10)
156
157typedef unsigned long snd_pcm_uframes_t;
158typedef signed long snd_pcm_sframes_t;
159
160enum {
161 SNDRV_PCM_CLASS_GENERIC = 0,
162 SNDRV_PCM_CLASS_MULTI,
163 SNDRV_PCM_CLASS_MODEM,
164 SNDRV_PCM_CLASS_DIGITIZER,
165
166 SNDRV_PCM_CLASS_LAST = SNDRV_PCM_CLASS_DIGITIZER,
167};
168
169enum {
170 SNDRV_PCM_SUBCLASS_GENERIC_MIX = 0,
171 SNDRV_PCM_SUBCLASS_MULTI_MIX,
172
173 SNDRV_PCM_SUBCLASS_LAST = SNDRV_PCM_SUBCLASS_MULTI_MIX,
174};
175
176enum {
177 SNDRV_PCM_STREAM_PLAYBACK = 0,
178 SNDRV_PCM_STREAM_CAPTURE,
179 SNDRV_PCM_STREAM_LAST = SNDRV_PCM_STREAM_CAPTURE,
180};
181
182typedef int __bitwise snd_pcm_access_t;
183#define SNDRV_PCM_ACCESS_MMAP_INTERLEAVED ((__force snd_pcm_access_t) 0)
184#define SNDRV_PCM_ACCESS_MMAP_NONINTERLEAVED ((__force snd_pcm_access_t) 1)
185#define SNDRV_PCM_ACCESS_MMAP_COMPLEX ((__force snd_pcm_access_t) 2)
186#define SNDRV_PCM_ACCESS_RW_INTERLEAVED ((__force snd_pcm_access_t) 3)
187#define SNDRV_PCM_ACCESS_RW_NONINTERLEAVED ((__force snd_pcm_access_t) 4)
188#define SNDRV_PCM_ACCESS_LAST SNDRV_PCM_ACCESS_RW_NONINTERLEAVED
189
190typedef int __bitwise snd_pcm_format_t;
191#define SNDRV_PCM_FORMAT_S8 ((__force snd_pcm_format_t) 0)
192#define SNDRV_PCM_FORMAT_U8 ((__force snd_pcm_format_t) 1)
193#define SNDRV_PCM_FORMAT_S16_LE ((__force snd_pcm_format_t) 2)
194#define SNDRV_PCM_FORMAT_S16_BE ((__force snd_pcm_format_t) 3)
195#define SNDRV_PCM_FORMAT_U16_LE ((__force snd_pcm_format_t) 4)
196#define SNDRV_PCM_FORMAT_U16_BE ((__force snd_pcm_format_t) 5)
197#define SNDRV_PCM_FORMAT_S24_LE ((__force snd_pcm_format_t) 6)
198#define SNDRV_PCM_FORMAT_S24_BE ((__force snd_pcm_format_t) 7)
199#define SNDRV_PCM_FORMAT_U24_LE ((__force snd_pcm_format_t) 8)
200#define SNDRV_PCM_FORMAT_U24_BE ((__force snd_pcm_format_t) 9)
201#define SNDRV_PCM_FORMAT_S32_LE ((__force snd_pcm_format_t) 10)
202#define SNDRV_PCM_FORMAT_S32_BE ((__force snd_pcm_format_t) 11)
203#define SNDRV_PCM_FORMAT_U32_LE ((__force snd_pcm_format_t) 12)
204#define SNDRV_PCM_FORMAT_U32_BE ((__force snd_pcm_format_t) 13)
205#define SNDRV_PCM_FORMAT_FLOAT_LE ((__force snd_pcm_format_t) 14)
206#define SNDRV_PCM_FORMAT_FLOAT_BE ((__force snd_pcm_format_t) 15)
207#define SNDRV_PCM_FORMAT_FLOAT64_LE ((__force snd_pcm_format_t) 16)
208#define SNDRV_PCM_FORMAT_FLOAT64_BE ((__force snd_pcm_format_t) 17)
209#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE ((__force snd_pcm_format_t) 18)
210#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME_BE ((__force snd_pcm_format_t) 19)
211#define SNDRV_PCM_FORMAT_MU_LAW ((__force snd_pcm_format_t) 20)
212#define SNDRV_PCM_FORMAT_A_LAW ((__force snd_pcm_format_t) 21)
213#define SNDRV_PCM_FORMAT_IMA_ADPCM ((__force snd_pcm_format_t) 22)
214#define SNDRV_PCM_FORMAT_MPEG ((__force snd_pcm_format_t) 23)
215#define SNDRV_PCM_FORMAT_GSM ((__force snd_pcm_format_t) 24)
216#define SNDRV_PCM_FORMAT_SPECIAL ((__force snd_pcm_format_t) 31)
217#define SNDRV_PCM_FORMAT_S24_3LE ((__force snd_pcm_format_t) 32)
218#define SNDRV_PCM_FORMAT_S24_3BE ((__force snd_pcm_format_t) 33)
219#define SNDRV_PCM_FORMAT_U24_3LE ((__force snd_pcm_format_t) 34)
220#define SNDRV_PCM_FORMAT_U24_3BE ((__force snd_pcm_format_t) 35)
221#define SNDRV_PCM_FORMAT_S20_3LE ((__force snd_pcm_format_t) 36)
222#define SNDRV_PCM_FORMAT_S20_3BE ((__force snd_pcm_format_t) 37)
223#define SNDRV_PCM_FORMAT_U20_3LE ((__force snd_pcm_format_t) 38)
224#define SNDRV_PCM_FORMAT_U20_3BE ((__force snd_pcm_format_t) 39)
225#define SNDRV_PCM_FORMAT_S18_3LE ((__force snd_pcm_format_t) 40)
226#define SNDRV_PCM_FORMAT_S18_3BE ((__force snd_pcm_format_t) 41)
227#define SNDRV_PCM_FORMAT_U18_3LE ((__force snd_pcm_format_t) 42)
228#define SNDRV_PCM_FORMAT_U18_3BE ((__force snd_pcm_format_t) 43)
229#define SNDRV_PCM_FORMAT_G723_24 ((__force snd_pcm_format_t) 44)
230#define SNDRV_PCM_FORMAT_G723_24_1B ((__force snd_pcm_format_t) 45)
231#define SNDRV_PCM_FORMAT_G723_40 ((__force snd_pcm_format_t) 46)
232#define SNDRV_PCM_FORMAT_G723_40_1B ((__force snd_pcm_format_t) 47)
233#define SNDRV_PCM_FORMAT_LAST SNDRV_PCM_FORMAT_G723_40_1B
234
235#ifdef SNDRV_LITTLE_ENDIAN
236#define SNDRV_PCM_FORMAT_S16 SNDRV_PCM_FORMAT_S16_LE
237#define SNDRV_PCM_FORMAT_U16 SNDRV_PCM_FORMAT_U16_LE
238#define SNDRV_PCM_FORMAT_S24 SNDRV_PCM_FORMAT_S24_LE
239#define SNDRV_PCM_FORMAT_U24 SNDRV_PCM_FORMAT_U24_LE
240#define SNDRV_PCM_FORMAT_S32 SNDRV_PCM_FORMAT_S32_LE
241#define SNDRV_PCM_FORMAT_U32 SNDRV_PCM_FORMAT_U32_LE
242#define SNDRV_PCM_FORMAT_FLOAT SNDRV_PCM_FORMAT_FLOAT_LE
243#define SNDRV_PCM_FORMAT_FLOAT64 SNDRV_PCM_FORMAT_FLOAT64_LE
244#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE
245#endif
246#ifdef SNDRV_BIG_ENDIAN
247#define SNDRV_PCM_FORMAT_S16 SNDRV_PCM_FORMAT_S16_BE
248#define SNDRV_PCM_FORMAT_U16 SNDRV_PCM_FORMAT_U16_BE
249#define SNDRV_PCM_FORMAT_S24 SNDRV_PCM_FORMAT_S24_BE
250#define SNDRV_PCM_FORMAT_U24 SNDRV_PCM_FORMAT_U24_BE
251#define SNDRV_PCM_FORMAT_S32 SNDRV_PCM_FORMAT_S32_BE
252#define SNDRV_PCM_FORMAT_U32 SNDRV_PCM_FORMAT_U32_BE
253#define SNDRV_PCM_FORMAT_FLOAT SNDRV_PCM_FORMAT_FLOAT_BE
254#define SNDRV_PCM_FORMAT_FLOAT64 SNDRV_PCM_FORMAT_FLOAT64_BE
255#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME SNDRV_PCM_FORMAT_IEC958_SUBFRAME_BE
256#endif
257
258typedef int __bitwise snd_pcm_subformat_t;
259#define SNDRV_PCM_SUBFORMAT_STD ((__force snd_pcm_subformat_t) 0)
260#define SNDRV_PCM_SUBFORMAT_LAST SNDRV_PCM_SUBFORMAT_STD
261
262#define SNDRV_PCM_INFO_MMAP 0x00000001
263#define SNDRV_PCM_INFO_MMAP_VALID 0x00000002
264#define SNDRV_PCM_INFO_DOUBLE 0x00000004
265#define SNDRV_PCM_INFO_BATCH 0x00000010
266#define SNDRV_PCM_INFO_INTERLEAVED 0x00000100
267#define SNDRV_PCM_INFO_NONINTERLEAVED 0x00000200
268#define SNDRV_PCM_INFO_COMPLEX 0x00000400
269#define SNDRV_PCM_INFO_BLOCK_TRANSFER 0x00010000
270#define SNDRV_PCM_INFO_OVERRANGE 0x00020000
271#define SNDRV_PCM_INFO_RESUME 0x00040000
272#define SNDRV_PCM_INFO_PAUSE 0x00080000
273#define SNDRV_PCM_INFO_HALF_DUPLEX 0x00100000
274#define SNDRV_PCM_INFO_JOINT_DUPLEX 0x00200000
275#define SNDRV_PCM_INFO_SYNC_START 0x00400000
276#define SNDRV_PCM_INFO_NO_PERIOD_WAKEUP 0x00800000
277#define SNDRV_PCM_INFO_FIFO_IN_FRAMES 0x80000000
278
279typedef int __bitwise snd_pcm_state_t;
280#define SNDRV_PCM_STATE_OPEN ((__force snd_pcm_state_t) 0)
281#define SNDRV_PCM_STATE_SETUP ((__force snd_pcm_state_t) 1)
282#define SNDRV_PCM_STATE_PREPARED ((__force snd_pcm_state_t) 2)
283#define SNDRV_PCM_STATE_RUNNING ((__force snd_pcm_state_t) 3)
284#define SNDRV_PCM_STATE_XRUN ((__force snd_pcm_state_t) 4)
285#define SNDRV_PCM_STATE_DRAINING ((__force snd_pcm_state_t) 5)
286#define SNDRV_PCM_STATE_PAUSED ((__force snd_pcm_state_t) 6)
287#define SNDRV_PCM_STATE_SUSPENDED ((__force snd_pcm_state_t) 7)
288#define SNDRV_PCM_STATE_DISCONNECTED ((__force snd_pcm_state_t) 8)
289#define SNDRV_PCM_STATE_LAST SNDRV_PCM_STATE_DISCONNECTED
290
291enum {
292 SNDRV_PCM_MMAP_OFFSET_DATA = 0x00000000,
293 SNDRV_PCM_MMAP_OFFSET_STATUS = 0x80000000,
294 SNDRV_PCM_MMAP_OFFSET_CONTROL = 0x81000000,
295};
296
297union snd_pcm_sync_id {
298 unsigned char id[16];
299 unsigned short id16[8];
300 unsigned int id32[4];
301};
302
303struct snd_pcm_info {
304 unsigned int device;
305 unsigned int subdevice;
306 int stream;
307 int card;
308 unsigned char id[64];
309 unsigned char name[80];
310 unsigned char subname[32];
311 int dev_class;
312 int dev_subclass;
313 unsigned int subdevices_count;
314 unsigned int subdevices_avail;
315 union snd_pcm_sync_id sync;
316 unsigned char reserved[64];
317};
318
319typedef int snd_pcm_hw_param_t;
320#define SNDRV_PCM_HW_PARAM_ACCESS 0
321#define SNDRV_PCM_HW_PARAM_FORMAT 1
322#define SNDRV_PCM_HW_PARAM_SUBFORMAT 2
323#define SNDRV_PCM_HW_PARAM_FIRST_MASK SNDRV_PCM_HW_PARAM_ACCESS
324#define SNDRV_PCM_HW_PARAM_LAST_MASK SNDRV_PCM_HW_PARAM_SUBFORMAT
325
326#define SNDRV_PCM_HW_PARAM_SAMPLE_BITS 8
327#define SNDRV_PCM_HW_PARAM_FRAME_BITS 9
328#define SNDRV_PCM_HW_PARAM_CHANNELS 10
329#define SNDRV_PCM_HW_PARAM_RATE 11
330#define SNDRV_PCM_HW_PARAM_PERIOD_TIME 12
331
332
333#define SNDRV_PCM_HW_PARAM_PERIOD_SIZE 13
334
335
336#define SNDRV_PCM_HW_PARAM_PERIOD_BYTES 14
337
338
339#define SNDRV_PCM_HW_PARAM_PERIODS 15
340
341
342#define SNDRV_PCM_HW_PARAM_BUFFER_TIME 16
343
344
345#define SNDRV_PCM_HW_PARAM_BUFFER_SIZE 17
346#define SNDRV_PCM_HW_PARAM_BUFFER_BYTES 18
347#define SNDRV_PCM_HW_PARAM_TICK_TIME 19
348#define SNDRV_PCM_HW_PARAM_FIRST_INTERVAL SNDRV_PCM_HW_PARAM_SAMPLE_BITS
349#define SNDRV_PCM_HW_PARAM_LAST_INTERVAL SNDRV_PCM_HW_PARAM_TICK_TIME
350
351#define SNDRV_PCM_HW_PARAMS_NORESAMPLE (1<<0)
352#define SNDRV_PCM_HW_PARAMS_EXPORT_BUFFER (1<<1)
353#define SNDRV_PCM_HW_PARAMS_NO_PERIOD_WAKEUP (1<<2)
354
355struct snd_interval {
356 unsigned int min, max;
357 unsigned int openmin:1,
358 openmax:1,
359 integer:1,
360 empty:1;
361};
362
363#define SNDRV_MASK_MAX 256
364
365struct snd_mask {
366 __u32 bits[(SNDRV_MASK_MAX+31)/32];
367};
368
369struct snd_pcm_hw_params {
370 unsigned int flags;
371 struct snd_mask masks[SNDRV_PCM_HW_PARAM_LAST_MASK -
372 SNDRV_PCM_HW_PARAM_FIRST_MASK + 1];
373 struct snd_mask mres[5];
374 struct snd_interval intervals[SNDRV_PCM_HW_PARAM_LAST_INTERVAL -
375 SNDRV_PCM_HW_PARAM_FIRST_INTERVAL + 1];
376 struct snd_interval ires[9];
377 unsigned int rmask;
378 unsigned int cmask;
379 unsigned int info;
380 unsigned int msbits;
381 unsigned int rate_num;
382 unsigned int rate_den;
383 snd_pcm_uframes_t fifo_size;
384 unsigned char reserved[64];
385};
386
387enum {
388 SNDRV_PCM_TSTAMP_NONE = 0,
389 SNDRV_PCM_TSTAMP_ENABLE,
390 SNDRV_PCM_TSTAMP_LAST = SNDRV_PCM_TSTAMP_ENABLE,
391};
392
393struct snd_pcm_sw_params {
394 int tstamp_mode;
395 unsigned int period_step;
396 unsigned int sleep_min;
397 snd_pcm_uframes_t avail_min;
398 snd_pcm_uframes_t xfer_align;
399 snd_pcm_uframes_t start_threshold;
400 snd_pcm_uframes_t stop_threshold;
401 snd_pcm_uframes_t silence_threshold;
402 snd_pcm_uframes_t silence_size;
403 snd_pcm_uframes_t boundary;
404 unsigned char reserved[64];
405};
406
407struct snd_pcm_channel_info {
408 unsigned int channel;
409 __kernel_off_t offset;
410 unsigned int first;
411 unsigned int step;
412};
413
414struct snd_pcm_status {
415 snd_pcm_state_t state;
416 struct timespec trigger_tstamp;
417 struct timespec tstamp;
418 snd_pcm_uframes_t appl_ptr;
419 snd_pcm_uframes_t hw_ptr;
420 snd_pcm_sframes_t delay;
421 snd_pcm_uframes_t avail;
422 snd_pcm_uframes_t avail_max;
423 snd_pcm_uframes_t overrange;
424 snd_pcm_state_t suspended_state;
425 unsigned char reserved[60];
426};
427
428struct snd_pcm_mmap_status {
429 snd_pcm_state_t state;
430 int pad1;
431 snd_pcm_uframes_t hw_ptr;
432 struct timespec tstamp;
433 snd_pcm_state_t suspended_state;
434};
435
436struct snd_pcm_mmap_control {
437 snd_pcm_uframes_t appl_ptr;
438 snd_pcm_uframes_t avail_min;
439};
440
441#define SNDRV_PCM_SYNC_PTR_HWSYNC (1<<0)
442#define SNDRV_PCM_SYNC_PTR_APPL (1<<1)
443#define SNDRV_PCM_SYNC_PTR_AVAIL_MIN (1<<2)
444
445struct snd_pcm_sync_ptr {
446 unsigned int flags;
447 union {
448 struct snd_pcm_mmap_status status;
449 unsigned char reserved[64];
450 } s;
451 union {
452 struct snd_pcm_mmap_control control;
453 unsigned char reserved[64];
454 } c;
455};
456
457struct snd_xferi {
458 snd_pcm_sframes_t result;
459 void __user *buf;
460 snd_pcm_uframes_t frames;
461};
462
463struct snd_xfern {
464 snd_pcm_sframes_t result;
465 void __user * __user *bufs;
466 snd_pcm_uframes_t frames;
467};
468
469enum {
470 SNDRV_PCM_TSTAMP_TYPE_GETTIMEOFDAY = 0,
471 SNDRV_PCM_TSTAMP_TYPE_MONOTONIC,
472 SNDRV_PCM_TSTAMP_TYPE_LAST = SNDRV_PCM_TSTAMP_TYPE_MONOTONIC,
473};
474
475#define SNDRV_PCM_IOCTL_PVERSION _IOR('A', 0x00, int)
476#define SNDRV_PCM_IOCTL_INFO _IOR('A', 0x01, struct snd_pcm_info)
477#define SNDRV_PCM_IOCTL_TSTAMP _IOW('A', 0x02, int)
478#define SNDRV_PCM_IOCTL_TTSTAMP _IOW('A', 0x03, int)
479#define SNDRV_PCM_IOCTL_HW_REFINE _IOWR('A', 0x10, struct snd_pcm_hw_params)
480#define SNDRV_PCM_IOCTL_HW_PARAMS _IOWR('A', 0x11, struct snd_pcm_hw_params)
481#define SNDRV_PCM_IOCTL_HW_FREE _IO('A', 0x12)
482#define SNDRV_PCM_IOCTL_SW_PARAMS _IOWR('A', 0x13, struct snd_pcm_sw_params)
483#define SNDRV_PCM_IOCTL_STATUS _IOR('A', 0x20, struct snd_pcm_status)
484#define SNDRV_PCM_IOCTL_DELAY _IOR('A', 0x21, snd_pcm_sframes_t)
485#define SNDRV_PCM_IOCTL_HWSYNC _IO('A', 0x22)
486#define SNDRV_PCM_IOCTL_SYNC_PTR _IOWR('A', 0x23, struct snd_pcm_sync_ptr)
487#define SNDRV_PCM_IOCTL_CHANNEL_INFO _IOR('A', 0x32, struct snd_pcm_channel_info)
488#define SNDRV_PCM_IOCTL_PREPARE _IO('A', 0x40)
489#define SNDRV_PCM_IOCTL_RESET _IO('A', 0x41)
490#define SNDRV_PCM_IOCTL_START _IO('A', 0x42)
491#define SNDRV_PCM_IOCTL_DROP _IO('A', 0x43)
492#define SNDRV_PCM_IOCTL_DRAIN _IO('A', 0x44)
493#define SNDRV_PCM_IOCTL_PAUSE _IOW('A', 0x45, int)
494#define SNDRV_PCM_IOCTL_REWIND _IOW('A', 0x46, snd_pcm_uframes_t)
495#define SNDRV_PCM_IOCTL_RESUME _IO('A', 0x47)
496#define SNDRV_PCM_IOCTL_XRUN _IO('A', 0x48)
497#define SNDRV_PCM_IOCTL_FORWARD _IOW('A', 0x49, snd_pcm_uframes_t)
498#define SNDRV_PCM_IOCTL_WRITEI_FRAMES _IOW('A', 0x50, struct snd_xferi)
499#define SNDRV_PCM_IOCTL_READI_FRAMES _IOR('A', 0x51, struct snd_xferi)
500#define SNDRV_PCM_IOCTL_WRITEN_FRAMES _IOW('A', 0x52, struct snd_xfern)
501#define SNDRV_PCM_IOCTL_READN_FRAMES _IOR('A', 0x53, struct snd_xfern)
502#define SNDRV_PCM_IOCTL_LINK _IOW('A', 0x60, int)
503#define SNDRV_PCM_IOCTL_UNLINK _IO('A', 0x61)
504
505
506
507
508
509
510
511
512
513
514
515#define SNDRV_RAWMIDI_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 0)
516
517enum {
518 SNDRV_RAWMIDI_STREAM_OUTPUT = 0,
519 SNDRV_RAWMIDI_STREAM_INPUT,
520 SNDRV_RAWMIDI_STREAM_LAST = SNDRV_RAWMIDI_STREAM_INPUT,
521};
522
523#define SNDRV_RAWMIDI_INFO_OUTPUT 0x00000001
524#define SNDRV_RAWMIDI_INFO_INPUT 0x00000002
525#define SNDRV_RAWMIDI_INFO_DUPLEX 0x00000004
526
527struct snd_rawmidi_info {
528 unsigned int device;
529 unsigned int subdevice;
530 int stream;
531 int card;
532 unsigned int flags;
533 unsigned char id[64];
534 unsigned char name[80];
535 unsigned char subname[32];
536 unsigned int subdevices_count;
537 unsigned int subdevices_avail;
538 unsigned char reserved[64];
539};
540
541struct snd_rawmidi_params {
542 int stream;
543 size_t buffer_size;
544 size_t avail_min;
545 unsigned int no_active_sensing: 1;
546 unsigned char reserved[16];
547};
548
549struct snd_rawmidi_status {
550 int stream;
551 struct timespec tstamp;
552 size_t avail;
553 size_t xruns;
554 unsigned char reserved[16];
555};
556
557#define SNDRV_RAWMIDI_IOCTL_PVERSION _IOR('W', 0x00, int)
558#define SNDRV_RAWMIDI_IOCTL_INFO _IOR('W', 0x01, struct snd_rawmidi_info)
559#define SNDRV_RAWMIDI_IOCTL_PARAMS _IOWR('W', 0x10, struct snd_rawmidi_params)
560#define SNDRV_RAWMIDI_IOCTL_STATUS _IOWR('W', 0x20, struct snd_rawmidi_status)
561#define SNDRV_RAWMIDI_IOCTL_DROP _IOW('W', 0x30, int)
562#define SNDRV_RAWMIDI_IOCTL_DRAIN _IOW('W', 0x31, int)
563
564
565
566
567
568#define SNDRV_TIMER_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 6)
569
570enum {
571 SNDRV_TIMER_CLASS_NONE = -1,
572 SNDRV_TIMER_CLASS_SLAVE = 0,
573 SNDRV_TIMER_CLASS_GLOBAL,
574 SNDRV_TIMER_CLASS_CARD,
575 SNDRV_TIMER_CLASS_PCM,
576 SNDRV_TIMER_CLASS_LAST = SNDRV_TIMER_CLASS_PCM,
577};
578
579
580enum {
581 SNDRV_TIMER_SCLASS_NONE = 0,
582 SNDRV_TIMER_SCLASS_APPLICATION,
583 SNDRV_TIMER_SCLASS_SEQUENCER,
584 SNDRV_TIMER_SCLASS_OSS_SEQUENCER,
585 SNDRV_TIMER_SCLASS_LAST = SNDRV_TIMER_SCLASS_OSS_SEQUENCER,
586};
587
588
589#define SNDRV_TIMER_GLOBAL_SYSTEM 0
590#define SNDRV_TIMER_GLOBAL_RTC 1
591#define SNDRV_TIMER_GLOBAL_HPET 2
592#define SNDRV_TIMER_GLOBAL_HRTIMER 3
593
594
595#define SNDRV_TIMER_FLG_SLAVE (1<<0)
596
597struct snd_timer_id {
598 int dev_class;
599 int dev_sclass;
600 int card;
601 int device;
602 int subdevice;
603};
604
605struct snd_timer_ginfo {
606 struct snd_timer_id tid;
607 unsigned int flags;
608 int card;
609 unsigned char id[64];
610 unsigned char name[80];
611 unsigned long reserved0;
612 unsigned long resolution;
613 unsigned long resolution_min;
614 unsigned long resolution_max;
615 unsigned int clients;
616 unsigned char reserved[32];
617};
618
619struct snd_timer_gparams {
620 struct snd_timer_id tid;
621 unsigned long period_num;
622 unsigned long period_den;
623 unsigned char reserved[32];
624};
625
626struct snd_timer_gstatus {
627 struct snd_timer_id tid;
628 unsigned long resolution;
629 unsigned long resolution_num;
630 unsigned long resolution_den;
631 unsigned char reserved[32];
632};
633
634struct snd_timer_select {
635 struct snd_timer_id id;
636 unsigned char reserved[32];
637};
638
639struct snd_timer_info {
640 unsigned int flags;
641 int card;
642 unsigned char id[64];
643 unsigned char name[80];
644 unsigned long reserved0;
645 unsigned long resolution;
646 unsigned char reserved[64];
647};
648
649#define SNDRV_TIMER_PSFLG_AUTO (1<<0)
650#define SNDRV_TIMER_PSFLG_EXCLUSIVE (1<<1)
651#define SNDRV_TIMER_PSFLG_EARLY_EVENT (1<<2)
652
653struct snd_timer_params {
654 unsigned int flags;
655 unsigned int ticks;
656 unsigned int queue_size;
657 unsigned int reserved0;
658 unsigned int filter;
659 unsigned char reserved[60];
660};
661
662struct snd_timer_status {
663 struct timespec tstamp;
664 unsigned int resolution;
665 unsigned int lost;
666 unsigned int overrun;
667 unsigned int queue;
668 unsigned char reserved[64];
669};
670
671#define SNDRV_TIMER_IOCTL_PVERSION _IOR('T', 0x00, int)
672#define SNDRV_TIMER_IOCTL_NEXT_DEVICE _IOWR('T', 0x01, struct snd_timer_id)
673#define SNDRV_TIMER_IOCTL_TREAD _IOW('T', 0x02, int)
674#define SNDRV_TIMER_IOCTL_GINFO _IOWR('T', 0x03, struct snd_timer_ginfo)
675#define SNDRV_TIMER_IOCTL_GPARAMS _IOW('T', 0x04, struct snd_timer_gparams)
676#define SNDRV_TIMER_IOCTL_GSTATUS _IOWR('T', 0x05, struct snd_timer_gstatus)
677#define SNDRV_TIMER_IOCTL_SELECT _IOW('T', 0x10, struct snd_timer_select)
678#define SNDRV_TIMER_IOCTL_INFO _IOR('T', 0x11, struct snd_timer_info)
679#define SNDRV_TIMER_IOCTL_PARAMS _IOW('T', 0x12, struct snd_timer_params)
680#define SNDRV_TIMER_IOCTL_STATUS _IOR('T', 0x14, struct snd_timer_status)
681
682#define SNDRV_TIMER_IOCTL_START _IO('T', 0xa0)
683#define SNDRV_TIMER_IOCTL_STOP _IO('T', 0xa1)
684#define SNDRV_TIMER_IOCTL_CONTINUE _IO('T', 0xa2)
685#define SNDRV_TIMER_IOCTL_PAUSE _IO('T', 0xa3)
686
687struct snd_timer_read {
688 unsigned int resolution;
689 unsigned int ticks;
690};
691
692enum {
693 SNDRV_TIMER_EVENT_RESOLUTION = 0,
694 SNDRV_TIMER_EVENT_TICK,
695 SNDRV_TIMER_EVENT_START,
696 SNDRV_TIMER_EVENT_STOP,
697 SNDRV_TIMER_EVENT_CONTINUE,
698 SNDRV_TIMER_EVENT_PAUSE,
699 SNDRV_TIMER_EVENT_EARLY,
700 SNDRV_TIMER_EVENT_SUSPEND,
701 SNDRV_TIMER_EVENT_RESUME,
702
703 SNDRV_TIMER_EVENT_MSTART = SNDRV_TIMER_EVENT_START + 10,
704 SNDRV_TIMER_EVENT_MSTOP = SNDRV_TIMER_EVENT_STOP + 10,
705 SNDRV_TIMER_EVENT_MCONTINUE = SNDRV_TIMER_EVENT_CONTINUE + 10,
706 SNDRV_TIMER_EVENT_MPAUSE = SNDRV_TIMER_EVENT_PAUSE + 10,
707 SNDRV_TIMER_EVENT_MSUSPEND = SNDRV_TIMER_EVENT_SUSPEND + 10,
708 SNDRV_TIMER_EVENT_MRESUME = SNDRV_TIMER_EVENT_RESUME + 10,
709};
710
711struct snd_timer_tread {
712 int event;
713 struct timespec tstamp;
714 unsigned int val;
715};
716
717
718
719
720
721
722
723#define SNDRV_CTL_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 7)
724
725struct snd_ctl_card_info {
726 int card;
727 int pad;
728 unsigned char id[16];
729 unsigned char driver[16];
730 unsigned char name[32];
731 unsigned char longname[80];
732 unsigned char reserved_[16];
733 unsigned char mixername[80];
734 unsigned char components[128];
735};
736
737typedef int __bitwise snd_ctl_elem_type_t;
738#define SNDRV_CTL_ELEM_TYPE_NONE ((__force snd_ctl_elem_type_t) 0)
739#define SNDRV_CTL_ELEM_TYPE_BOOLEAN ((__force snd_ctl_elem_type_t) 1)
740#define SNDRV_CTL_ELEM_TYPE_INTEGER ((__force snd_ctl_elem_type_t) 2)
741#define SNDRV_CTL_ELEM_TYPE_ENUMERATED ((__force snd_ctl_elem_type_t) 3)
742#define SNDRV_CTL_ELEM_TYPE_BYTES ((__force snd_ctl_elem_type_t) 4)
743#define SNDRV_CTL_ELEM_TYPE_IEC958 ((__force snd_ctl_elem_type_t) 5)
744#define SNDRV_CTL_ELEM_TYPE_INTEGER64 ((__force snd_ctl_elem_type_t) 6)
745#define SNDRV_CTL_ELEM_TYPE_LAST SNDRV_CTL_ELEM_TYPE_INTEGER64
746
747typedef int __bitwise snd_ctl_elem_iface_t;
748#define SNDRV_CTL_ELEM_IFACE_CARD ((__force snd_ctl_elem_iface_t) 0)
749#define SNDRV_CTL_ELEM_IFACE_HWDEP ((__force snd_ctl_elem_iface_t) 1)
750#define SNDRV_CTL_ELEM_IFACE_MIXER ((__force snd_ctl_elem_iface_t) 2)
751#define SNDRV_CTL_ELEM_IFACE_PCM ((__force snd_ctl_elem_iface_t) 3)
752#define SNDRV_CTL_ELEM_IFACE_RAWMIDI ((__force snd_ctl_elem_iface_t) 4)
753#define SNDRV_CTL_ELEM_IFACE_TIMER ((__force snd_ctl_elem_iface_t) 5)
754#define SNDRV_CTL_ELEM_IFACE_SEQUENCER ((__force snd_ctl_elem_iface_t) 6)
755#define SNDRV_CTL_ELEM_IFACE_LAST SNDRV_CTL_ELEM_IFACE_SEQUENCER
756
757#define SNDRV_CTL_ELEM_ACCESS_READ (1<<0)
758#define SNDRV_CTL_ELEM_ACCESS_WRITE (1<<1)
759#define SNDRV_CTL_ELEM_ACCESS_READWRITE (SNDRV_CTL_ELEM_ACCESS_READ|SNDRV_CTL_ELEM_ACCESS_WRITE)
760#define SNDRV_CTL_ELEM_ACCESS_VOLATILE (1<<2)
761#define SNDRV_CTL_ELEM_ACCESS_TIMESTAMP (1<<3)
762#define SNDRV_CTL_ELEM_ACCESS_TLV_READ (1<<4)
763#define SNDRV_CTL_ELEM_ACCESS_TLV_WRITE (1<<5)
764#define SNDRV_CTL_ELEM_ACCESS_TLV_READWRITE (SNDRV_CTL_ELEM_ACCESS_TLV_READ|SNDRV_CTL_ELEM_ACCESS_TLV_WRITE)
765#define SNDRV_CTL_ELEM_ACCESS_TLV_COMMAND (1<<6)
766#define SNDRV_CTL_ELEM_ACCESS_INACTIVE (1<<8)
767#define SNDRV_CTL_ELEM_ACCESS_LOCK (1<<9)
768#define SNDRV_CTL_ELEM_ACCESS_OWNER (1<<10)
769#define SNDRV_CTL_ELEM_ACCESS_TLV_CALLBACK (1<<28)
770#define SNDRV_CTL_ELEM_ACCESS_USER (1<<29)
771
772
773
774#define SNDRV_CTL_POWER_D0 0x0000
775#define SNDRV_CTL_POWER_D1 0x0100
776#define SNDRV_CTL_POWER_D2 0x0200
777#define SNDRV_CTL_POWER_D3 0x0300
778#define SNDRV_CTL_POWER_D3hot (SNDRV_CTL_POWER_D3|0x0000)
779#define SNDRV_CTL_POWER_D3cold (SNDRV_CTL_POWER_D3|0x0001)
780
781struct snd_ctl_elem_id {
782 unsigned int numid;
783 snd_ctl_elem_iface_t iface;
784 unsigned int device;
785 unsigned int subdevice;
786 unsigned char name[44];
787 unsigned int index;
788};
789
790struct snd_ctl_elem_list {
791 unsigned int offset;
792 unsigned int space;
793 unsigned int used;
794 unsigned int count;
795 struct snd_ctl_elem_id __user *pids;
796 unsigned char reserved[50];
797};
798
799struct snd_ctl_elem_info {
800 struct snd_ctl_elem_id id;
801 snd_ctl_elem_type_t type;
802 unsigned int access;
803 unsigned int count;
804 __kernel_pid_t owner;
805 union {
806 struct {
807 long min;
808 long max;
809 long step;
810 } integer;
811 struct {
812 long long min;
813 long long max;
814 long long step;
815 } integer64;
816 struct {
817 unsigned int items;
818 unsigned int item;
819 char name[64];
820 __u64 names_ptr;
821 unsigned int names_length;
822 } enumerated;
823 unsigned char reserved[128];
824 } value;
825 union {
826 unsigned short d[4];
827 unsigned short *d_ptr;
828 } dimen;
829 unsigned char reserved[64-4*sizeof(unsigned short)];
830};
831
832struct snd_ctl_elem_value {
833 struct snd_ctl_elem_id id;
834 unsigned int indirect: 1;
835 union {
836 union {
837 long value[128];
838 long *value_ptr;
839 } integer;
840 union {
841 long long value[64];
842 long long *value_ptr;
843 } integer64;
844 union {
845 unsigned int item[128];
846 unsigned int *item_ptr;
847 } enumerated;
848 union {
849 unsigned char data[512];
850 unsigned char *data_ptr;
851 } bytes;
852 struct snd_aes_iec958 iec958;
853 } value;
854 struct timespec tstamp;
855 unsigned char reserved[128-sizeof(struct timespec)];
856};
857
858struct snd_ctl_tlv {
859 unsigned int numid;
860 unsigned int length;
861 unsigned int tlv[0];
862};
863
864#define SNDRV_CTL_IOCTL_PVERSION _IOR('U', 0x00, int)
865#define SNDRV_CTL_IOCTL_CARD_INFO _IOR('U', 0x01, struct snd_ctl_card_info)
866#define SNDRV_CTL_IOCTL_ELEM_LIST _IOWR('U', 0x10, struct snd_ctl_elem_list)
867#define SNDRV_CTL_IOCTL_ELEM_INFO _IOWR('U', 0x11, struct snd_ctl_elem_info)
868#define SNDRV_CTL_IOCTL_ELEM_READ _IOWR('U', 0x12, struct snd_ctl_elem_value)
869#define SNDRV_CTL_IOCTL_ELEM_WRITE _IOWR('U', 0x13, struct snd_ctl_elem_value)
870#define SNDRV_CTL_IOCTL_ELEM_LOCK _IOW('U', 0x14, struct snd_ctl_elem_id)
871#define SNDRV_CTL_IOCTL_ELEM_UNLOCK _IOW('U', 0x15, struct snd_ctl_elem_id)
872#define SNDRV_CTL_IOCTL_SUBSCRIBE_EVENTS _IOWR('U', 0x16, int)
873#define SNDRV_CTL_IOCTL_ELEM_ADD _IOWR('U', 0x17, struct snd_ctl_elem_info)
874#define SNDRV_CTL_IOCTL_ELEM_REPLACE _IOWR('U', 0x18, struct snd_ctl_elem_info)
875#define SNDRV_CTL_IOCTL_ELEM_REMOVE _IOWR('U', 0x19, struct snd_ctl_elem_id)
876#define SNDRV_CTL_IOCTL_TLV_READ _IOWR('U', 0x1a, struct snd_ctl_tlv)
877#define SNDRV_CTL_IOCTL_TLV_WRITE _IOWR('U', 0x1b, struct snd_ctl_tlv)
878#define SNDRV_CTL_IOCTL_TLV_COMMAND _IOWR('U', 0x1c, struct snd_ctl_tlv)
879#define SNDRV_CTL_IOCTL_HWDEP_NEXT_DEVICE _IOWR('U', 0x20, int)
880#define SNDRV_CTL_IOCTL_HWDEP_INFO _IOR('U', 0x21, struct snd_hwdep_info)
881#define SNDRV_CTL_IOCTL_PCM_NEXT_DEVICE _IOR('U', 0x30, int)
882#define SNDRV_CTL_IOCTL_PCM_INFO _IOWR('U', 0x31, struct snd_pcm_info)
883#define SNDRV_CTL_IOCTL_PCM_PREFER_SUBDEVICE _IOW('U', 0x32, int)
884#define SNDRV_CTL_IOCTL_RAWMIDI_NEXT_DEVICE _IOWR('U', 0x40, int)
885#define SNDRV_CTL_IOCTL_RAWMIDI_INFO _IOWR('U', 0x41, struct snd_rawmidi_info)
886#define SNDRV_CTL_IOCTL_RAWMIDI_PREFER_SUBDEVICE _IOW('U', 0x42, int)
887#define SNDRV_CTL_IOCTL_POWER _IOWR('U', 0xd0, int)
888#define SNDRV_CTL_IOCTL_POWER_STATE _IOR('U', 0xd1, int)
889
890
891
892
893
894enum sndrv_ctl_event_type {
895 SNDRV_CTL_EVENT_ELEM = 0,
896 SNDRV_CTL_EVENT_LAST = SNDRV_CTL_EVENT_ELEM,
897};
898
899#define SNDRV_CTL_EVENT_MASK_VALUE (1<<0)
900#define SNDRV_CTL_EVENT_MASK_INFO (1<<1)
901#define SNDRV_CTL_EVENT_MASK_ADD (1<<2)
902#define SNDRV_CTL_EVENT_MASK_TLV (1<<3)
903#define SNDRV_CTL_EVENT_MASK_REMOVE (~0U)
904
905struct snd_ctl_event {
906 int type;
907 union {
908 struct {
909 unsigned int mask;
910 struct snd_ctl_elem_id id;
911 } elem;
912 unsigned char data8[60];
913 } data;
914};
915
916
917
918
919
920#define SNDRV_CTL_NAME_NONE ""
921#define SNDRV_CTL_NAME_PLAYBACK "Playback "
922#define SNDRV_CTL_NAME_CAPTURE "Capture "
923
924#define SNDRV_CTL_NAME_IEC958_NONE ""
925#define SNDRV_CTL_NAME_IEC958_SWITCH "Switch"
926#define SNDRV_CTL_NAME_IEC958_VOLUME "Volume"
927#define SNDRV_CTL_NAME_IEC958_DEFAULT "Default"
928#define SNDRV_CTL_NAME_IEC958_MASK "Mask"
929#define SNDRV_CTL_NAME_IEC958_CON_MASK "Con Mask"
930#define SNDRV_CTL_NAME_IEC958_PRO_MASK "Pro Mask"
931#define SNDRV_CTL_NAME_IEC958_PCM_STREAM "PCM Stream"
932#define SNDRV_CTL_NAME_IEC958(expl,direction,what) "IEC958 " expl SNDRV_CTL_NAME_##direction SNDRV_CTL_NAME_IEC958_##what
933
934#endif
935