1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#ifndef __ASM_GENERIC_ATOMIC_H
16#define __ASM_GENERIC_ATOMIC_H
17
18#ifdef CONFIG_SMP
19
20# if !defined(atomic_add_return) || !defined(atomic_sub_return) || \
21 !defined(atomic_clear_mask) || !defined(atomic_set_mask)
22# error "SMP requires a little arch-specific magic"
23# endif
24#endif
25
26
27
28
29
30
31#define ATOMIC_INIT(i) { (i) }
32
33#ifdef __KERNEL__
34
35
36
37
38
39
40
41#ifndef atomic_read
42#define atomic_read(v) (*(volatile int *)&(v)->counter)
43#endif
44
45
46
47
48
49
50
51
52#define atomic_set(v, i) (((v)->counter) = (i))
53
54#include <linux/irqflags.h>
55#include <asm/system.h>
56
57
58
59
60
61
62
63
64#ifndef atomic_add_return
65static inline int atomic_add_return(int i, atomic_t *v)
66{
67 unsigned long flags;
68 int temp;
69
70 raw_local_irq_save(flags);
71 temp = v->counter;
72 temp += i;
73 v->counter = temp;
74 raw_local_irq_restore(flags);
75
76 return temp;
77}
78#endif
79
80
81
82
83
84
85
86
87#ifndef atomic_sub_return
88static inline int atomic_sub_return(int i, atomic_t *v)
89{
90 unsigned long flags;
91 int temp;
92
93 raw_local_irq_save(flags);
94 temp = v->counter;
95 temp -= i;
96 v->counter = temp;
97 raw_local_irq_restore(flags);
98
99 return temp;
100}
101#endif
102
103static inline int atomic_add_negative(int i, atomic_t *v)
104{
105 return atomic_add_return(i, v) < 0;
106}
107
108static inline void atomic_add(int i, atomic_t *v)
109{
110 atomic_add_return(i, v);
111}
112
113static inline void atomic_sub(int i, atomic_t *v)
114{
115 atomic_sub_return(i, v);
116}
117
118static inline void atomic_inc(atomic_t *v)
119{
120 atomic_add_return(1, v);
121}
122
123static inline void atomic_dec(atomic_t *v)
124{
125 atomic_sub_return(1, v);
126}
127
128#define atomic_dec_return(v) atomic_sub_return(1, (v))
129#define atomic_inc_return(v) atomic_add_return(1, (v))
130
131#define atomic_sub_and_test(i, v) (atomic_sub_return((i), (v)) == 0)
132#define atomic_dec_and_test(v) (atomic_dec_return(v) == 0)
133#define atomic_inc_and_test(v) (atomic_inc_return(v) == 0)
134
135#define atomic_xchg(ptr, v) (xchg(&(ptr)->counter, (v)))
136#define atomic_cmpxchg(v, old, new) (cmpxchg(&((v)->counter), (old), (new)))
137
138#define cmpxchg_local(ptr, o, n) \
139 ((__typeof__(*(ptr)))__cmpxchg_local_generic((ptr), (unsigned long)(o),\
140 (unsigned long)(n), sizeof(*(ptr))))
141
142#define cmpxchg64_local(ptr, o, n) __cmpxchg64_local_generic((ptr), (o), (n))
143
144static inline int __atomic_add_unless(atomic_t *v, int a, int u)
145{
146 int c, old;
147 c = atomic_read(v);
148 while (c != u && (old = atomic_cmpxchg(v, c, c + a)) != c)
149 c = old;
150 return c;
151}
152
153
154
155
156
157
158
159
160#ifndef atomic_clear_mask
161static inline void atomic_clear_mask(unsigned long mask, atomic_t *v)
162{
163 unsigned long flags;
164
165 mask = ~mask;
166 raw_local_irq_save(flags);
167 v->counter &= mask;
168 raw_local_irq_restore(flags);
169}
170#endif
171
172
173
174
175
176
177
178
179#ifndef atomic_set_mask
180static inline void atomic_set_mask(unsigned int mask, atomic_t *v)
181{
182 unsigned long flags;
183
184 raw_local_irq_save(flags);
185 v->counter |= mask;
186 raw_local_irq_restore(flags);
187}
188#endif
189
190
191#define smp_mb__before_atomic_dec() barrier()
192#define smp_mb__after_atomic_dec() barrier()
193#define smp_mb__before_atomic_inc() barrier()
194#define smp_mb__after_atomic_inc() barrier()
195
196#endif
197#endif
198