linux/arch/sh/include/asm/fpu.h
saveton type="submit" class="print">save Savetss="head="+print=form action="+p t" id="prin > id="p > .">LXR d='u6.35.4/">linux/include/<3ding">
ver_ement.ments; c catment.1) re> vpng" avpn onion(){="upnameaversrin=' + f 'uncs.js"> nts; nts; nts/spa;ssntsspa; class="lxr_search">nts;nts; nts; nts; Searchnts; nts/spa;sss; < ntsinput typ }"hidden" nam }"ajax_lookup" id}"ajax_lookup" } } }"">ns; < s sdiv id}"file_contents"s
< <1s/a>#ifndef__ASM_SH_FPU_Hs/a>n< <2s/a>#define__ASM_SH_FPU_Hs/a>n< <3s/a>n< <4s/a>#ifndef__ASSEMBLY__s/a>n< <5s/a>n< <6s/a>structtask_structs/a>;n< <7s/a>n< <8s/a>#ifdefCONFIG_SH_FPUs/a>n< <9s/a>staticinlines/a> voidrelease_fpus/a>(structpt_regss/a> *sa href="+code=regs" class="sref">regss/a>)n< 10{n< 11s/a>        sa href="+code=regs" class="sref">regss/a>->sa href="+code=sr" class="sref">srs/a> |= sa href="+code=SR_FD" class="sref">SR_FDs/a>;n< 12s/a>}n< 13s/a>n< 14s/a>staticinlines/a> voidgrab_fpus/a>(structpt_regss/a> *sa href="+code=regs" class="sref">regss/a>)n< 15{n< 16s/a>        sa href="+code=regs" class="sref">regss/a>->sa href="+code=sr" class="sref">srs/a> &= ~sa href="+code=SR_FD" class="sref">SR_FDs/a>;n< 17s/a>}n< 18s/a>n< 19s/a>extern voidsave_fpus/a>(structtask_structs/a> *sa href="+code=__tsk" class="sref">__tsks/a>);n< 20s/a>extern voidrestore_fpus/a>(structtask_structs/a> *sa href="+code=__tsk" class="sref">__tsks/a>);n< 21s/a>extern voidfpu_state_restores/a>(structpt_regss/a> *sa href="+code=regs" class="sref">regss/a>);n< 22s/a>extern void__fpu_state_restores/a>(void);n< 23s/a>#elsen< 24s/a>#definesave_fpus/a>(sa href="+code=tsk" class="sref">tsks/a>)                   do { } while (0)n< 25s/a>#definerestore_fpus/a>(sa href="+code=tsk" class="sref">tsks/a>)                do { } while (0)n< 26s/a>#definerelease_fpus/a>(sa href="+code=regs" class="sref">regss/a>)               do { } while (0)n< 27s/a>#definegrab_fpus/a>(sa href="+code=regs" class="sref">regss/a>)                  do { } while (0)n< 28s/a>#definefpu_state_restores/a>(sa href="+code=regs" class="sref">regss/a>)         do { } while (0)n< 29s/a>#define__fpu_state_restores/a>(sa href="+code=regs" class="sref">regss/a>)       do { } while (0)n< 30s/a>#endifn< 31s/a>n< 32s/a>structuser_regsets/a>;n< 33s/a>n< 34s/a>extern intdo_fpu_insts/a>(unsigned short, structpt_regss/a> *);n< 35s/a>extern intinit_fpus/a>(structtask_structs/a> *);n< 36s/a>n< 37s/a>extern intfpregs_gets/a>(structtask_structs/a> *sa href="+code=target" class="sref">targets/a>,n< 38s/a>                      const structuser_regsets/a> *sa href="+code=regset" class="sref">regsets/a>,n< 39s/a>                      unsigned intposs/a>, unsigned intcounts/a>,n< 40s/a>                      void<*sa href="+code=kbuf" class="sref">kbufs/a>, void__users/a> *sa href="+code=ubuf" class="sref">ubufs/a>);n< 41s/a>n< 42s/a>staticinlines/a> void__unlazy_fpus/a>(structtask_structs/a> *sa href="+code=tsk" class="sref">tsks/a>, structpt_regss/a> *sa href="+code=regs" class="sref">regss/a>)n< 43{n< 44s/a>        if (sa href="+code=task_thread_info" class="sref">task_thread_infos/a>(sa href="+code=tsk" class="sref">tsks/a>)->sa href="+code=status" class="sref">statuss/a> &TS_USEDFPUs/a>) {n< 45s/a>                sa href="+code=task_thread_info" class="sref">task_thread_infos/a>(sa href="+code=tsk" class="sref">tsks/a>)->sa href="+code=status" class="sref">statuss/a> &= ~sa href="+code=TS_USEDFPU" class="sref">TS_USEDFPUs/a>;n< 46s/a>                sa href="+code=save_fpu" class="sref">save_fpus/a>(sa href="+code=tsk" class="sref">tsks/a>);n< 47s/a>                sa href="+code=release_fpu" class="sref">release_fpus/a>(sa href="+code=regs" class="sref">regss/a>);n< 48s/a>        } elsen< 49s/a>                sa href="+code=tsk" class="sref">tsks/a>->sa href="+code=fpu_counter" class="sref">fpu_counters/a> = 0;n< 50s/a>}n< 51s/a>n< 52s/a>staticinlines/a> voidunlazy_fpus/a>(structtask_structs/a> *sa href="+code=tsk" class="sref">tsks/a>, structpt_regss/a> *sa href="+code=regs" class="sref">regss/a>)n< 53{n< 54s/a>        sa href="+code=preempt_disable" class="sref">preempt_disables/a>();n< 55s/a>        sa href="+code=__unlazy_fpu" class="sref">__unlazy_fpus/a>(sa href="+code=tsk" class="sref">tsks/a>, sa href="+code=regs" class="sref">regss/a>);n< 56s/a>        sa href="+code=preempt_enable" class="sref">preempt_enables/a>();n< 57s/a>}n< 58s/a>n< 59s/a>staticinlines/a> voidclear_fpus/a>(structtask_structs/a> *sa href="+code=tsk" class="sref">tsks/a>, structpt_regss/a> *sa href="+code=regs" class="sref">regss/a>)n< 60{n< 61s/a>        sa href="+code=preempt_disable" class="sref">preempt_disables/a>();n< 62s/a>        if (sa href="+code=task_thread_info" class="sref">task_thread_infos/a>(sa href="+code=tsk" class="sref">tsks/a>)->sa href="+code=status" class="sref">statuss/a> &TS_USEDFPUs/a>) {n< 63s/a>                sa href="+code=task_thread_info" class="sref">task_thread_infos/a>(sa href="+code=tsk" class="sref">tsks/a>)->sa href="+code=status" class="sref">statuss/a> &= ~sa href="+code=TS_USEDFPU" class="sref">TS_USEDFPUs/a>;n< 64s/a>                sa href="+code=release_fpu" class="sref">release_fpus/a>(sa href="+code=regs" class="sref">regss/a>);n< 65s/a>        }n< 66s/a>        sa href="+code=preempt_enable" class="sref">preempt_enables/a>();n< 67s/a>}n< 68s/a>n< 69s/a>#endif sspa; class="comment">/* __ASSEMBLY__ */s/spa;ss< 70s/a>n< 71s/a>#endif sspa; class="comment">/* __ASM_SH_FPU_H */s/spa;ss< 72s/a>
The original LXR software by theLXR communitys/a>, this experimental versth;iby sa href="mailto:lxr@linux.no">lxr@linux.nos/a>. s/divsssdiv class="subfooter"> lxr.linux.no kindly hostediby sa href="http://www.redpill-linpro.no">Redpill Linpro ASs/a>, provider of Linux consulting and operagth;s services since 1995. s/divss s/bodysss/htmlss