1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31#ifndef __RADEON_DRV_H__
32#define __RADEON_DRV_H__
33
34
35
36
37#define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others."
38
39#define DRIVER_NAME "radeon"
40#define DRIVER_DESC "ATI Radeon"
41#define DRIVER_DATE "20080528"
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105#define DRIVER_MAJOR 1
106#define DRIVER_MINOR 31
107#define DRIVER_PATCHLEVEL 0
108
109
110
111
112enum radeon_family {
113 CHIP_R100,
114 CHIP_RV100,
115 CHIP_RS100,
116 CHIP_RV200,
117 CHIP_RS200,
118 CHIP_R200,
119 CHIP_RV250,
120 CHIP_RS300,
121 CHIP_RV280,
122 CHIP_R300,
123 CHIP_R350,
124 CHIP_RV350,
125 CHIP_RV380,
126 CHIP_R420,
127 CHIP_R423,
128 CHIP_RV410,
129 CHIP_RS400,
130 CHIP_RS480,
131 CHIP_RS600,
132 CHIP_RS690,
133 CHIP_RS740,
134 CHIP_RV515,
135 CHIP_R520,
136 CHIP_RV530,
137 CHIP_RV560,
138 CHIP_RV570,
139 CHIP_R580,
140 CHIP_R600,
141 CHIP_RV610,
142 CHIP_RV630,
143 CHIP_RV620,
144 CHIP_RV635,
145 CHIP_RV670,
146 CHIP_RS780,
147 CHIP_RS880,
148 CHIP_RV770,
149 CHIP_RV730,
150 CHIP_RV710,
151 CHIP_RV740,
152 CHIP_LAST,
153};
154
155enum radeon_cp_microcode_version {
156 UCODE_R100,
157 UCODE_R200,
158 UCODE_R300,
159};
160
161
162
163
164enum radeon_chip_flags {
165 RADEON_FAMILY_MASK = 0x0000ffffUL,
166 RADEON_FLAGS_MASK = 0xffff0000UL,
167 RADEON_IS_MOBILITY = 0x00010000UL,
168 RADEON_IS_IGP = 0x00020000UL,
169 RADEON_SINGLE_CRTC = 0x00040000UL,
170 RADEON_IS_AGP = 0x00080000UL,
171 RADEON_HAS_HIERZ = 0x00100000UL,
172 RADEON_IS_PCIE = 0x00200000UL,
173 RADEON_NEW_MEMMAP = 0x00400000UL,
174 RADEON_IS_PCI = 0x00800000UL,
175 RADEON_IS_IGPGART = 0x01000000UL,
176};
177
178typedef struct drm_radeon_freelist {
179 unsigned int age;
180 struct drm_buf *buf;
181 struct drm_radeon_freelist *next;
182 struct drm_radeon_freelist *prev;
183} drm_radeon_freelist_t;
184
185typedef struct drm_radeon_ring_buffer {
186 u32 *start;
187 u32 *end;
188 int size;
189 int size_l2qw;
190
191 int rptr_update;
192 int rptr_update_l2qw;
193
194 int fetch_size;
195 int fetch_size_l2ow;
196
197 u32 tail;
198 u32 tail_mask;
199 int space;
200
201 int high_mark;
202} drm_radeon_ring_buffer_t;
203
204typedef struct drm_radeon_depth_clear_t {
205 u32 rb3d_cntl;
206 u32 rb3d_zstencilcntl;
207 u32 se_cntl;
208} drm_radeon_depth_clear_t;
209
210struct drm_radeon_driver_file_fields {
211 int64_t radeon_fb_delta;
212};
213
214struct mem_block {
215 struct mem_block *next;
216 struct mem_block *prev;
217 int start;
218 int size;
219 struct drm_file *file_priv;
220};
221
222struct radeon_surface {
223 int refcount;
224 u32 lower;
225 u32 upper;
226 u32 flags;
227};
228
229struct radeon_virt_surface {
230 int surface_index;
231 u32 lower;
232 u32 upper;
233 u32 flags;
234 struct drm_file *file_priv;
235#define PCIGART_FILE_PRIV ((void *) -1L)
236};
237
238#define RADEON_FLUSH_EMITED (1 << 0)
239#define RADEON_PURGE_EMITED (1 << 1)
240
241struct drm_radeon_master_private {
242 drm_local_map_t *sarea;
243 drm_radeon_sarea_t *sarea_priv;
244};
245
246typedef struct drm_radeon_private {
247 drm_radeon_ring_buffer_t ring;
248
249 u32 fb_location;
250 u32 fb_size;
251 int new_memmap;
252
253 int gart_size;
254 u32 gart_vm_start;
255 unsigned long gart_buffers_offset;
256
257 int cp_mode;
258 int cp_running;
259
260 drm_radeon_freelist_t *head;
261 drm_radeon_freelist_t *tail;
262 int last_buf;
263 int writeback_works;
264
265 int usec_timeout;
266
267 int microcode_version;
268
269 struct {
270 u32 boxes;
271 int freelist_timeouts;
272 int freelist_loops;
273 int requested_bufs;
274 int last_frame_reads;
275 int last_clear_reads;
276 int clears;
277 int texture_uploads;
278 } stats;
279
280 int do_boxes;
281 int page_flipping;
282
283 u32 color_fmt;
284 unsigned int front_offset;
285 unsigned int front_pitch;
286 unsigned int back_offset;
287 unsigned int back_pitch;
288
289 u32 depth_fmt;
290 unsigned int depth_offset;
291 unsigned int depth_pitch;
292
293 u32 front_pitch_offset;
294 u32 back_pitch_offset;
295 u32 depth_pitch_offset;
296
297 drm_radeon_depth_clear_t depth_clear;
298
299 unsigned long ring_offset;
300 unsigned long ring_rptr_offset;
301 unsigned long buffers_offset;
302 unsigned long gart_textures_offset;
303
304 drm_local_map_t *sarea;
305 drm_local_map_t *cp_ring;
306 drm_local_map_t *ring_rptr;
307 drm_local_map_t *gart_textures;
308
309 struct mem_block *gart_heap;
310 struct mem_block *fb_heap;
311
312
313 wait_queue_head_t swi_queue;
314 atomic_t swi_emitted;
315 int vblank_crtc;
316 uint32_t irq_enable_reg;
317 uint32_t r500_disp_irq_reg;
318
319 struct radeon_surface surfaces[RADEON_MAX_SURFACES];
320 struct radeon_virt_surface virt_surfaces[2 * RADEON_MAX_SURFACES];
321
322 unsigned long pcigart_offset;
323 unsigned int pcigart_offset_set;
324 struct drm_ati_pcigart_info gart_info;
325
326 u32 scratch_ages[5];
327
328
329 uint32_t flags;
330 resource_size_t fb_aper_offset;
331
332 int num_gb_pipes;
333 int num_z_pipes;
334 int track_flush;
335 drm_local_map_t *mmio;
336
337
338 int r600_max_pipes;
339 int r600_max_tile_pipes;
340 int r600_max_simds;
341 int r600_max_backends;
342 int r600_max_gprs;
343 int r600_max_threads;
344 int r600_max_stack_entries;
345 int r600_max_hw_contexts;
346 int r600_max_gs_threads;
347 int r600_sx_max_export_size;
348 int r600_sx_max_export_pos_size;
349 int r600_sx_max_export_smx_size;
350 int r600_sq_num_cf_insts;
351 int r700_sx_num_of_sets;
352 int r700_sc_prim_fifo_size;
353 int r700_sc_hiz_tile_fifo_size;
354 int r700_sc_earlyz_tile_fifo_fize;
355
356} drm_radeon_private_t;
357
358typedef struct drm_radeon_buf_priv {
359 u32 age;
360} drm_radeon_buf_priv_t;
361
362typedef struct drm_radeon_kcmd_buffer {
363 int bufsz;
364 char *buf;
365 int nbox;
366 struct drm_clip_rect __user *boxes;
367} drm_radeon_kcmd_buffer_t;
368
369extern int radeon_no_wb;
370extern struct drm_ioctl_desc radeon_ioctls[];
371extern int radeon_max_ioctl;
372
373extern u32 radeon_get_ring_head(drm_radeon_private_t *dev_priv);
374extern void radeon_set_ring_head(drm_radeon_private_t *dev_priv, u32 val);
375
376#define GET_RING_HEAD(dev_priv) radeon_get_ring_head(dev_priv)
377#define SET_RING_HEAD(dev_priv, val) radeon_set_ring_head(dev_priv, val)
378
379
380
381
382static __inline__ int radeon_check_offset(drm_radeon_private_t *dev_priv,
383 u64 off)
384{
385 u32 fb_start = dev_priv->fb_location;
386 u32 fb_end = fb_start + dev_priv->fb_size - 1;
387 u32 gart_start = dev_priv->gart_vm_start;
388 u32 gart_end = gart_start + dev_priv->gart_size - 1;
389
390 return ((off >= fb_start && off <= fb_end) ||
391 (off >= gart_start && off <= gart_end));
392}
393
394
395extern int radeon_cp_init(struct drm_device *dev, void *data, struct drm_file *file_priv);
396extern int radeon_cp_start(struct drm_device *dev, void *data, struct drm_file *file_priv);
397extern int radeon_cp_stop(struct drm_device *dev, void *data, struct drm_file *file_priv);
398extern int radeon_cp_reset(struct drm_device *dev, void *data, struct drm_file *file_priv);
399extern int radeon_cp_idle(struct drm_device *dev, void *data, struct drm_file *file_priv);
400extern int radeon_cp_resume(struct drm_device *dev, void *data, struct drm_file *file_priv);
401extern int radeon_engine_reset(struct drm_device *dev, void *data, struct drm_file *file_priv);
402extern int radeon_fullscreen(struct drm_device *dev, void *data, struct drm_file *file_priv);
403extern int radeon_cp_buffers(struct drm_device *dev, void *data, struct drm_file *file_priv);
404extern u32 radeon_read_fb_location(drm_radeon_private_t *dev_priv);
405extern void radeon_write_agp_location(drm_radeon_private_t *dev_priv, u32 agp_loc);
406extern void radeon_write_agp_base(drm_radeon_private_t *dev_priv, u64 agp_base);
407extern u32 RADEON_READ_MM(drm_radeon_private_t *dev_priv, int addr);
408
409extern void radeon_freelist_reset(struct drm_device * dev);
410extern struct drm_buf *radeon_freelist_get(struct drm_device * dev);
411
412extern int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n);
413
414extern int radeon_do_cp_idle(drm_radeon_private_t * dev_priv);
415
416extern int radeon_driver_preinit(struct drm_device *dev, unsigned long flags);
417extern int radeon_presetup(struct drm_device *dev);
418extern int radeon_driver_postcleanup(struct drm_device *dev);
419
420extern int radeon_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv);
421extern int radeon_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv);
422extern int radeon_mem_init_heap(struct drm_device *dev, void *data, struct drm_file *file_priv);
423extern void radeon_mem_takedown(struct mem_block **heap);
424extern void radeon_mem_release(struct drm_file *file_priv,
425 struct mem_block *heap);
426
427extern void radeon_enable_bm(struct drm_radeon_private *dev_priv);
428extern u32 radeon_read_ring_rptr(drm_radeon_private_t *dev_priv, u32 off);
429extern void radeon_write_ring_rptr(drm_radeon_private_t *dev_priv, u32 off, u32 val);
430
431
432extern void radeon_irq_set_state(struct drm_device *dev, u32 mask, int state);
433extern int radeon_irq_emit(struct drm_device *dev, void *data, struct drm_file *file_priv);
434extern int radeon_irq_wait(struct drm_device *dev, void *data, struct drm_file *file_priv);
435
436extern void radeon_do_release(struct drm_device * dev);
437extern u32 radeon_get_vblank_counter(struct drm_device *dev, int crtc);
438extern int radeon_enable_vblank(struct drm_device *dev, int crtc);
439extern void radeon_disable_vblank(struct drm_device *dev, int crtc);
440extern irqreturn_t radeon_driver_irq_handler(DRM_IRQ_ARGS);
441extern void radeon_driver_irq_preinstall(struct drm_device * dev);
442extern int radeon_driver_irq_postinstall(struct drm_device *dev);
443extern void radeon_driver_irq_uninstall(struct drm_device * dev);
444extern void radeon_enable_interrupt(struct drm_device *dev);
445extern int radeon_vblank_crtc_get(struct drm_device *dev);
446extern int radeon_vblank_crtc_set(struct drm_device *dev, int64_t value);
447
448extern int radeon_driver_load(struct drm_device *dev, unsigned long flags);
449extern int radeon_driver_unload(struct drm_device *dev);
450extern int radeon_driver_firstopen(struct drm_device *dev);
451extern void radeon_driver_preclose(struct drm_device *dev,
452 struct drm_file *file_priv);
453extern void radeon_driver_postclose(struct drm_device *dev,
454 struct drm_file *file_priv);
455extern void radeon_driver_lastclose(struct drm_device * dev);
456extern int radeon_driver_open(struct drm_device *dev,
457 struct drm_file *file_priv);
458extern long radeon_compat_ioctl(struct file *filp, unsigned int cmd,
459 unsigned long arg);
460
461extern int radeon_master_create(struct drm_device *dev, struct drm_master *master);
462extern void radeon_master_destroy(struct drm_device *dev, struct drm_master *master);
463extern void radeon_cp_dispatch_flip(struct drm_device *dev, struct drm_master *master);
464
465extern void r300_init_reg_flags(struct drm_device *dev);
466
467extern int r300_do_cp_cmdbuf(struct drm_device *dev,
468 struct drm_file *file_priv,
469 drm_radeon_kcmd_buffer_t *cmdbuf);
470
471
472extern int r600_do_engine_reset(struct drm_device *dev);
473extern int r600_do_cleanup_cp(struct drm_device *dev);
474extern int r600_do_init_cp(struct drm_device *dev, drm_radeon_init_t *init,
475 struct drm_file *file_priv);
476extern int r600_do_resume_cp(struct drm_device *dev, struct drm_file *file_priv);
477extern int r600_do_cp_idle(drm_radeon_private_t *dev_priv);
478extern void r600_do_cp_start(drm_radeon_private_t *dev_priv);
479extern void r600_do_cp_reset(drm_radeon_private_t *dev_priv);
480extern void r600_do_cp_stop(drm_radeon_private_t *dev_priv);
481extern int r600_cp_dispatch_indirect(struct drm_device *dev,
482 struct drm_buf *buf, int start, int end);
483extern int r600_page_table_init(struct drm_device *dev);
484extern void r600_page_table_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info);
485
486
487
488#define RADEON_BOX_DMA_IDLE 0x1
489#define RADEON_BOX_RING_FULL 0x2
490#define RADEON_BOX_FLIP 0x4
491#define RADEON_BOX_WAIT_IDLE 0x8
492#define RADEON_BOX_TEXTURE_LOAD 0x10
493
494
495
496
497#define RADEON_MM_INDEX 0x0000
498#define RADEON_MM_DATA 0x0004
499
500#define RADEON_AGP_COMMAND 0x0f60
501#define RADEON_AGP_COMMAND_PCI_CONFIG 0x0060
502# define RADEON_AGP_ENABLE (1<<8)
503#define RADEON_AUX_SCISSOR_CNTL 0x26f0
504# define RADEON_EXCLUSIVE_SCISSOR_0 (1 << 24)
505# define RADEON_EXCLUSIVE_SCISSOR_1 (1 << 25)
506# define RADEON_EXCLUSIVE_SCISSOR_2 (1 << 26)
507# define RADEON_SCISSOR_0_ENABLE (1 << 28)
508# define RADEON_SCISSOR_1_ENABLE (1 << 29)
509# define RADEON_SCISSOR_2_ENABLE (1 << 30)
510
511
512
513
514
515
516
517#define RADEON_BUS_CNTL 0x0030
518
519# define RADEON_BUS_MASTER_DIS (1 << 6)
520
521# define RS600_BUS_MASTER_DIS (1 << 14)
522# define RS600_MSI_REARM (1 << 20)
523
524
525#define RADEON_BUS_CNTL1 0x0034
526# define RADEON_PMI_BM_DIS (1 << 2)
527# define RADEON_PMI_INT_DIS (1 << 3)
528
529#define RV370_BUS_CNTL 0x004c
530# define RV370_PMI_BM_DIS (1 << 5)
531# define RV370_PMI_INT_DIS (1 << 6)
532
533#define RADEON_MSI_REARM_EN 0x0160
534
535# define RV370_MSI_REARM_EN (1 << 0)
536
537#define RADEON_CLOCK_CNTL_DATA 0x000c
538# define RADEON_PLL_WR_EN (1 << 7)
539#define RADEON_CLOCK_CNTL_INDEX 0x0008
540#define RADEON_CONFIG_APER_SIZE 0x0108
541#define RADEON_CONFIG_MEMSIZE 0x00f8
542#define RADEON_CRTC_OFFSET 0x0224
543#define RADEON_CRTC_OFFSET_CNTL 0x0228
544# define RADEON_CRTC_TILE_EN (1 << 15)
545# define RADEON_CRTC_OFFSET_FLIP_CNTL (1 << 16)
546#define RADEON_CRTC2_OFFSET 0x0324
547#define RADEON_CRTC2_OFFSET_CNTL 0x0328
548
549#define RADEON_PCIE_INDEX 0x0030
550#define RADEON_PCIE_DATA 0x0034
551#define RADEON_PCIE_TX_GART_CNTL 0x10
552# define RADEON_PCIE_TX_GART_EN (1 << 0)
553# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0 << 1)
554# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO (1 << 1)
555# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD (3 << 1)
556# define RADEON_PCIE_TX_GART_MODE_32_128_CACHE (0 << 3)
557# define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE (1 << 3)
558# define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN (1 << 5)
559# define RADEON_PCIE_TX_GART_INVALIDATE_TLB (1 << 8)
560#define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11
561#define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12
562#define RADEON_PCIE_TX_GART_BASE 0x13
563#define RADEON_PCIE_TX_GART_START_LO 0x14
564#define RADEON_PCIE_TX_GART_START_HI 0x15
565#define RADEON_PCIE_TX_GART_END_LO 0x16
566#define RADEON_PCIE_TX_GART_END_HI 0x17
567
568#define RS480_NB_MC_INDEX 0x168
569# define RS480_NB_MC_IND_WR_EN (1 << 8)
570#define RS480_NB_MC_DATA 0x16c
571
572#define RS690_MC_INDEX 0x78
573# define RS690_MC_INDEX_MASK 0x1ff
574# define RS690_MC_INDEX_WR_EN (1 << 9)
575# define RS690_MC_INDEX_WR_ACK 0x7f
576#define RS690_MC_DATA 0x7c
577
578
579#define RS480_MC_MISC_CNTL 0x18
580# define RS480_DISABLE_GTW (1 << 1)
581
582# define RS480_GART_INDEX_REG_EN (1 << 12)
583# define RS690_BLOCK_GFX_D3_EN (1 << 14)
584#define RS480_K8_FB_LOCATION 0x1e
585#define RS480_GART_FEATURE_ID 0x2b
586# define RS480_HANG_EN (1 << 11)
587# define RS480_TLB_ENABLE (1 << 18)
588# define RS480_P2P_ENABLE (1 << 19)
589# define RS480_GTW_LAC_EN (1 << 25)
590# define RS480_2LEVEL_GART (0 << 30)
591# define RS480_1LEVEL_GART (1 << 30)
592# define RS480_PDC_EN (1 << 31)
593#define RS480_GART_BASE 0x2c
594#define RS480_GART_CACHE_CNTRL 0x2e
595# define RS480_GART_CACHE_INVALIDATE (1 << 0)
596#define RS480_AGP_ADDRESS_SPACE_SIZE 0x38
597# define RS480_GART_EN (1 << 0)
598# define RS480_VA_SIZE_32MB (0 << 1)
599# define RS480_VA_SIZE_64MB (1 << 1)
600# define RS480_VA_SIZE_128MB (2 << 1)
601# define RS480_VA_SIZE_256MB (3 << 1)
602# define RS480_VA_SIZE_512MB (4 << 1)
603# define RS480_VA_SIZE_1GB (5 << 1)
604# define RS480_VA_SIZE_2GB (6 << 1)
605#define RS480_AGP_MODE_CNTL 0x39
606# define RS480_POST_GART_Q_SIZE (1 << 18)
607# define RS480_NONGART_SNOOP (1 << 19)
608# define RS480_AGP_RD_BUF_SIZE (1 << 20)
609# define RS480_REQ_TYPE_SNOOP_SHIFT 22
610# define RS480_REQ_TYPE_SNOOP_MASK 0x3
611# define RS480_REQ_TYPE_SNOOP_DIS (1 << 24)
612#define RS480_MC_MISC_UMA_CNTL 0x5f
613#define RS480_MC_MCLK_CNTL 0x7a
614#define RS480_MC_UMA_DUALCH_CNTL 0x86
615
616#define RS690_MC_FB_LOCATION 0x100
617#define RS690_MC_AGP_LOCATION 0x101
618#define RS690_MC_AGP_BASE 0x102
619#define RS690_MC_AGP_BASE_2 0x103
620
621#define RS600_MC_INDEX 0x70
622# define RS600_MC_ADDR_MASK 0xffff
623# define RS600_MC_IND_SEQ_RBS_0 (1 << 16)
624# define RS600_MC_IND_SEQ_RBS_1 (1 << 17)
625# define RS600_MC_IND_SEQ_RBS_2 (1 << 18)
626# define RS600_MC_IND_SEQ_RBS_3 (1 << 19)
627# define RS600_MC_IND_AIC_RBS (1 << 20)
628# define RS600_MC_IND_CITF_ARB0 (1 << 21)
629# define RS600_MC_IND_CITF_ARB1 (1 << 22)
630# define RS600_MC_IND_WR_EN (1 << 23)
631#define RS600_MC_DATA 0x74
632
633#define RS600_MC_STATUS 0x0
634# define RS600_MC_IDLE (1 << 1)
635#define RS600_MC_FB_LOCATION 0x4
636#define RS600_MC_AGP_LOCATION 0x5
637#define RS600_AGP_BASE 0x6
638#define RS600_AGP_BASE_2 0x7
639#define RS600_MC_CNTL1 0x9
640# define RS600_ENABLE_PAGE_TABLES (1 << 26)
641#define RS600_MC_PT0_CNTL 0x100
642# define RS600_ENABLE_PT (1 << 0)
643# define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) << 15)
644# define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) << 21)
645# define RS600_INVALIDATE_ALL_L1_TLBS (1 << 28)
646# define RS600_INVALIDATE_L2_CACHE (1 << 29)
647#define RS600_MC_PT0_CONTEXT0_CNTL 0x102
648# define RS600_ENABLE_PAGE_TABLE (1 << 0)
649# define RS600_PAGE_TABLE_TYPE_FLAT (0 << 1)
650#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR 0x112
651#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR 0x114
652#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c
653#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR 0x12c
654#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR 0x13c
655#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR 0x14c
656#define RS600_MC_PT0_CLIENT0_CNTL 0x16c
657# define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE (1 << 0)
658# define RS600_TRANSLATION_MODE_OVERRIDE (1 << 1)
659# define RS600_SYSTEM_ACCESS_MODE_MASK (3 << 8)
660# define RS600_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 8)
661# define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 8)
662# define RS600_SYSTEM_ACCESS_MODE_IN_SYS (2 << 8)
663# define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 8)
664# define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH (0 << 10)
665# define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 10)
666# define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) << 11)
667# define RS600_ENABLE_FRAGMENT_PROCESSING (1 << 14)
668# define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)
669# define RS600_INVALIDATE_L1_TLB (1 << 20)
670
671#define R520_MC_IND_INDEX 0x70
672#define R520_MC_IND_WR_EN (1 << 24)
673#define R520_MC_IND_DATA 0x74
674
675#define RV515_MC_FB_LOCATION 0x01
676#define RV515_MC_AGP_LOCATION 0x02
677#define RV515_MC_AGP_BASE 0x03
678#define RV515_MC_AGP_BASE_2 0x04
679
680#define R520_MC_FB_LOCATION 0x04
681#define R520_MC_AGP_LOCATION 0x05
682#define R520_MC_AGP_BASE 0x06
683#define R520_MC_AGP_BASE_2 0x07
684
685#define RADEON_MPP_TB_CONFIG 0x01c0
686#define RADEON_MEM_CNTL 0x0140
687#define RADEON_MEM_SDRAM_MODE_REG 0x0158
688#define RADEON_AGP_BASE_2 0x015c
689#define RS480_AGP_BASE_2 0x0164
690#define RADEON_AGP_BASE 0x0170
691
692
693#define R400_GB_PIPE_SELECT 0x402c
694#define RV530_GB_PIPE_SELECT2 0x4124
695#define R500_DYN_SCLK_PWMEM_PIPE 0x000d
696#define R300_GB_TILE_CONFIG 0x4018
697# define R300_ENABLE_TILING (1 << 0)
698# define R300_PIPE_COUNT_RV350 (0 << 1)
699# define R300_PIPE_COUNT_R300 (3 << 1)
700# define R300_PIPE_COUNT_R420_3P (6 << 1)
701# define R300_PIPE_COUNT_R420 (7 << 1)
702# define R300_TILE_SIZE_8 (0 << 4)
703# define R300_TILE_SIZE_16 (1 << 4)
704# define R300_TILE_SIZE_32 (2 << 4)
705# define R300_SUBPIXEL_1_12 (0 << 16)
706# define R300_SUBPIXEL_1_16 (1 << 16)
707#define R300_DST_PIPE_CONFIG 0x170c
708# define R300_PIPE_AUTO_CONFIG (1 << 31)
709#define R300_RB2D_DSTCACHE_MODE 0x3428
710# define R300_DC_AUTOFLUSH_ENABLE (1 << 8)
711# define R300_DC_DC_DISABLE_IGNORE_PE (1 << 17)
712
713#define RADEON_RB3D_COLOROFFSET 0x1c40
714#define RADEON_RB3D_COLORPITCH 0x1c48
715
716#define RADEON_SRC_X_Y 0x1590
717
718#define RADEON_DP_GUI_MASTER_CNTL 0x146c
719# define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0)
720# define RADEON_GMC_DST_PITCH_OFFSET_CNTL (1 << 1)
721# define RADEON_GMC_BRUSH_SOLID_COLOR (13 << 4)
722# define RADEON_GMC_BRUSH_NONE (15 << 4)
723# define RADEON_GMC_DST_16BPP (4 << 8)
724# define RADEON_GMC_DST_24BPP (5 << 8)
725# define RADEON_GMC_DST_32BPP (6 << 8)
726# define RADEON_GMC_DST_DATATYPE_SHIFT 8
727# define RADEON_GMC_SRC_DATATYPE_COLOR (3 << 12)
728# define RADEON_DP_SRC_SOURCE_MEMORY (2 << 24)
729# define RADEON_DP_SRC_SOURCE_HOST_DATA (3 << 24)
730# define RADEON_GMC_CLR_CMP_CNTL_DIS (1 << 28)
731# define RADEON_GMC_WR_MSK_DIS (1 << 30)
732# define RADEON_ROP3_S 0x00cc0000
733# define RADEON_ROP3_P 0x00f00000
734#define RADEON_DP_WRITE_MASK 0x16cc
735#define RADEON_SRC_PITCH_OFFSET 0x1428
736#define RADEON_DST_PITCH_OFFSET 0x142c
737#define RADEON_DST_PITCH_OFFSET_C 0x1c80
738# define RADEON_DST_TILE_LINEAR (0 << 30)
739# define RADEON_DST_TILE_MACRO (1 << 30)
740# define RADEON_DST_TILE_MICRO (2 << 30)
741# define RADEON_DST_TILE_BOTH (3 << 30)
742
743#define RADEON_SCRATCH_REG0 0x15e0
744#define RADEON_SCRATCH_REG1 0x15e4
745#define RADEON_SCRATCH_REG2 0x15e8
746#define RADEON_SCRATCH_REG3 0x15ec
747#define RADEON_SCRATCH_REG4 0x15f0
748#define RADEON_SCRATCH_REG5 0x15f4
749#define RADEON_SCRATCH_UMSK 0x0770
750#define RADEON_SCRATCH_ADDR 0x0774
751
752#define RADEON_SCRATCHOFF( x ) (RADEON_SCRATCH_REG_OFFSET + 4*(x))
753
754extern u32 radeon_get_scratch(drm_radeon_private_t *dev_priv, int index);
755
756#define GET_SCRATCH(dev_priv, x) radeon_get_scratch(dev_priv, x)
757
758#define R600_SCRATCH_REG0 0x8500
759#define R600_SCRATCH_REG1 0x8504
760#define R600_SCRATCH_REG2 0x8508
761#define R600_SCRATCH_REG3 0x850c
762#define R600_SCRATCH_REG4 0x8510
763#define R600_SCRATCH_REG5 0x8514
764#define R600_SCRATCH_REG6 0x8518
765#define R600_SCRATCH_REG7 0x851c
766#define R600_SCRATCH_UMSK 0x8540
767#define R600_SCRATCH_ADDR 0x8544
768
769#define R600_SCRATCHOFF(x) (R600_SCRATCH_REG_OFFSET + 4*(x))
770
771#define RADEON_GEN_INT_CNTL 0x0040
772# define RADEON_CRTC_VBLANK_MASK (1 << 0)
773# define RADEON_CRTC2_VBLANK_MASK (1 << 9)
774# define RADEON_GUI_IDLE_INT_ENABLE (1 << 19)
775# define RADEON_SW_INT_ENABLE (1 << 25)
776
777#define RADEON_GEN_INT_STATUS 0x0044
778# define RADEON_CRTC_VBLANK_STAT (1 << 0)
779# define RADEON_CRTC_VBLANK_STAT_ACK (1 << 0)
780# define RADEON_CRTC2_VBLANK_STAT (1 << 9)
781# define RADEON_CRTC2_VBLANK_STAT_ACK (1 << 9)
782# define RADEON_GUI_IDLE_INT_TEST_ACK (1 << 19)
783# define RADEON_SW_INT_TEST (1 << 25)
784# define RADEON_SW_INT_TEST_ACK (1 << 25)
785# define RADEON_SW_INT_FIRE (1 << 26)
786# define R500_DISPLAY_INT_STATUS (1 << 0)
787
788#define RADEON_HOST_PATH_CNTL 0x0130
789# define RADEON_HDP_SOFT_RESET (1 << 26)
790# define RADEON_HDP_WC_TIMEOUT_MASK (7 << 28)
791# define RADEON_HDP_WC_TIMEOUT_28BCLK (7 << 28)
792
793#define RADEON_ISYNC_CNTL 0x1724
794# define RADEON_ISYNC_ANY2D_IDLE3D (1 << 0)
795# define RADEON_ISYNC_ANY3D_IDLE2D (1 << 1)
796# define RADEON_ISYNC_TRIG2D_IDLE3D (1 << 2)
797# define RADEON_ISYNC_TRIG3D_IDLE2D (1 << 3)
798# define RADEON_ISYNC_WAIT_IDLEGUI (1 << 4)
799# define RADEON_ISYNC_CPSCRATCH_IDLEGUI (1 << 5)
800
801#define RADEON_RBBM_GUICNTL 0x172c
802# define RADEON_HOST_DATA_SWAP_NONE (0 << 0)
803# define RADEON_HOST_DATA_SWAP_16BIT (1 << 0)
804# define RADEON_HOST_DATA_SWAP_32BIT (2 << 0)
805# define RADEON_HOST_DATA_SWAP_HDW (3 << 0)
806
807#define RADEON_MC_AGP_LOCATION 0x014c
808#define RADEON_MC_FB_LOCATION 0x0148
809#define RADEON_MCLK_CNTL 0x0012
810# define RADEON_FORCEON_MCLKA (1 << 16)
811# define RADEON_FORCEON_MCLKB (1 << 17)
812# define RADEON_FORCEON_YCLKA (1 << 18)
813# define RADEON_FORCEON_YCLKB (1 << 19)
814# define RADEON_FORCEON_MC (1 << 20)
815# define RADEON_FORCEON_AIC (1 << 21)
816
817#define RADEON_PP_BORDER_COLOR_0 0x1d40
818#define RADEON_PP_BORDER_COLOR_1 0x1d44
819#define RADEON_PP_BORDER_COLOR_2 0x1d48
820#define RADEON_PP_CNTL 0x1c38
821# define RADEON_SCISSOR_ENABLE (1 << 1)
822#define RADEON_PP_LUM_MATRIX 0x1d00
823#define RADEON_PP_MISC 0x1c14
824#define RADEON_PP_ROT_MATRIX_0 0x1d58
825#define RADEON_PP_TXFILTER_0 0x1c54
826#define RADEON_PP_TXOFFSET_0 0x1c5c
827#define RADEON_PP_TXFILTER_1 0x1c6c
828#define RADEON_PP_TXFILTER_2 0x1c84
829
830#define R300_RB2D_DSTCACHE_CTLSTAT 0x342c
831#define R300_DSTCACHE_CTLSTAT 0x1714
832# define R300_RB2D_DC_FLUSH (3 << 0)
833# define R300_RB2D_DC_FREE (3 << 2)
834# define R300_RB2D_DC_FLUSH_ALL 0xf
835# define R300_RB2D_DC_BUSY (1 << 31)
836#define RADEON_RB3D_CNTL 0x1c3c
837# define RADEON_ALPHA_BLEND_ENABLE (1 << 0)
838# define RADEON_PLANE_MASK_ENABLE (1 << 1)
839# define RADEON_DITHER_ENABLE (1 << 2)
840# define RADEON_ROUND_ENABLE (1 << 3)
841# define RADEON_SCALE_DITHER_ENABLE (1 << 4)
842# define RADEON_DITHER_INIT (1 << 5)
843# define RADEON_ROP_ENABLE (1 << 6)
844# define RADEON_STENCIL_ENABLE (1 << 7)
845# define RADEON_Z_ENABLE (1 << 8)
846# define RADEON_ZBLOCK16 (1 << 15)
847#define RADEON_RB3D_DEPTHOFFSET 0x1c24
848#define RADEON_RB3D_DEPTHCLEARVALUE 0x3230
849#define RADEON_RB3D_DEPTHPITCH 0x1c28
850#define RADEON_RB3D_PLANEMASK 0x1d84
851#define RADEON_RB3D_STENCILREFMASK 0x1d7c
852#define RADEON_RB3D_ZCACHE_MODE 0x3250
853#define RADEON_RB3D_ZCACHE_CTLSTAT 0x3254
854# define RADEON_RB3D_ZC_FLUSH (1 << 0)
855# define RADEON_RB3D_ZC_FREE (1 << 2)
856# define RADEON_RB3D_ZC_FLUSH_ALL 0x5
857# define RADEON_RB3D_ZC_BUSY (1 << 31)
858#define R300_ZB_ZCACHE_CTLSTAT 0x4f18
859# define R300_ZC_FLUSH (1 << 0)
860# define R300_ZC_FREE (1 << 1)
861# define R300_ZC_BUSY (1 << 31)
862#define RADEON_RB3D_DSTCACHE_CTLSTAT 0x325c
863# define RADEON_RB3D_DC_FLUSH (3 << 0)
864# define RADEON_RB3D_DC_FREE (3 << 2)
865# define RADEON_RB3D_DC_FLUSH_ALL 0xf
866# define RADEON_RB3D_DC_BUSY (1 << 31)
867#define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c
868# define R300_RB3D_DC_FLUSH (2 << 0)
869# define R300_RB3D_DC_FREE (2 << 2)
870# define R300_RB3D_DC_FINISH (1 << 4)
871#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
872# define RADEON_Z_TEST_MASK (7 << 4)
873# define RADEON_Z_TEST_ALWAYS (7 << 4)
874# define RADEON_Z_HIERARCHY_ENABLE (1 << 8)
875# define RADEON_STENCIL_TEST_ALWAYS (7 << 12)
876# define RADEON_STENCIL_S_FAIL_REPLACE (2 << 16)
877# define RADEON_STENCIL_ZPASS_REPLACE (2 << 20)
878# define RADEON_STENCIL_ZFAIL_REPLACE (2 << 24)
879# define RADEON_Z_COMPRESSION_ENABLE (1 << 28)
880# define RADEON_FORCE_Z_DIRTY (1 << 29)
881# define RADEON_Z_WRITE_ENABLE (1 << 30)
882# define RADEON_Z_DECOMPRESSION_ENABLE (1 << 31)
883#define RADEON_RBBM_SOFT_RESET 0x00f0
884# define RADEON_SOFT_RESET_CP (1 << 0)
885# define RADEON_SOFT_RESET_HI (1 << 1)
886# define RADEON_SOFT_RESET_SE (1 << 2)
887# define RADEON_SOFT_RESET_RE (1 << 3)
888# define RADEON_SOFT_RESET_PP (1 << 4)
889# define RADEON_SOFT_RESET_E2 (1 << 5)
890# define RADEON_SOFT_RESET_RB (1 << 6)
891# define RADEON_SOFT_RESET_HDP (1 << 7)
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911#define RADEON_RBBM_STATUS 0x0e40
912
913
914
915# define RADEON_RBBM_FIFOCNT_MASK 0x007f
916# define RADEON_HIRQ_ON_RBB (1 << 8)
917# define RADEON_CPRQ_ON_RBB (1 << 9)
918# define RADEON_CFRQ_ON_RBB (1 << 10)
919# define RADEON_HIRQ_IN_RTBUF (1 << 11)
920# define RADEON_CPRQ_IN_RTBUF (1 << 12)
921# define RADEON_CFRQ_IN_RTBUF (1 << 13)
922# define RADEON_PIPE_BUSY (1 << 14)
923# define RADEON_ENG_EV_BUSY (1 << 15)
924# define RADEON_CP_CMDSTRM_BUSY (1 << 16)
925# define RADEON_E2_BUSY (1 << 17)
926# define RADEON_RB2D_BUSY (1 << 18)
927# define RADEON_RB3D_BUSY (1 << 19)
928# define RADEON_VAP_BUSY (1 << 20)
929# define RADEON_RE_BUSY (1 << 21)
930# define RADEON_TAM_BUSY (1 << 22)
931# define RADEON_TDM_BUSY (1 << 23)
932# define RADEON_PB_BUSY (1 << 24)
933# define RADEON_TIM_BUSY (1 << 25)
934# define RADEON_GA_BUSY (1 << 26)
935# define RADEON_CBA2D_BUSY (1 << 27)
936# define RADEON_RBBM_ACTIVE (1 << 31)
937#define RADEON_RE_LINE_PATTERN 0x1cd0
938#define RADEON_RE_MISC 0x26c4
939#define RADEON_RE_TOP_LEFT 0x26c0
940#define RADEON_RE_WIDTH_HEIGHT 0x1c44
941#define RADEON_RE_STIPPLE_ADDR 0x1cc8
942#define RADEON_RE_STIPPLE_DATA 0x1ccc
943
944#define RADEON_SCISSOR_TL_0 0x1cd8
945#define RADEON_SCISSOR_BR_0 0x1cdc
946#define RADEON_SCISSOR_TL_1 0x1ce0
947#define RADEON_SCISSOR_BR_1 0x1ce4
948#define RADEON_SCISSOR_TL_2 0x1ce8
949#define RADEON_SCISSOR_BR_2 0x1cec
950#define RADEON_SE_COORD_FMT 0x1c50
951#define RADEON_SE_CNTL 0x1c4c
952# define RADEON_FFACE_CULL_CW (0 << 0)
953# define RADEON_BFACE_SOLID (3 << 1)
954# define RADEON_FFACE_SOLID (3 << 3)
955# define RADEON_FLAT_SHADE_VTX_LAST (3 << 6)
956# define RADEON_DIFFUSE_SHADE_FLAT (1 << 8)
957# define RADEON_DIFFUSE_SHADE_GOURAUD (2 << 8)
958# define RADEON_ALPHA_SHADE_FLAT (1 << 10)
959# define RADEON_ALPHA_SHADE_GOURAUD (2 << 10)
960# define RADEON_SPECULAR_SHADE_FLAT (1 << 12)
961# define RADEON_SPECULAR_SHADE_GOURAUD (2 << 12)
962# define RADEON_FOG_SHADE_FLAT (1 << 14)
963# define RADEON_FOG_SHADE_GOURAUD (2 << 14)
964# define RADEON_VPORT_XY_XFORM_ENABLE (1 << 24)
965# define RADEON_VPORT_Z_XFORM_ENABLE (1 << 25)
966# define RADEON_VTX_PIX_CENTER_OGL (1 << 27)
967# define RADEON_ROUND_MODE_TRUNC (0 << 28)
968# define RADEON_ROUND_PREC_8TH_PIX (1 << 30)
969#define RADEON_SE_CNTL_STATUS 0x2140
970#define RADEON_SE_LINE_WIDTH 0x1db8
971#define RADEON_SE_VPORT_XSCALE 0x1d98
972#define RADEON_SE_ZBIAS_FACTOR 0x1db0
973#define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210
974#define RADEON_SE_TCL_OUTPUT_VTX_FMT 0x2254
975#define RADEON_SE_TCL_VECTOR_INDX_REG 0x2200
976# define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 16
977# define RADEON_VEC_INDX_DWORD_COUNT_SHIFT 28
978#define RADEON_SE_TCL_VECTOR_DATA_REG 0x2204
979#define RADEON_SE_TCL_SCALAR_INDX_REG 0x2208
980# define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 16
981#define RADEON_SE_TCL_SCALAR_DATA_REG 0x220C
982#define RADEON_SURFACE_ACCESS_FLAGS 0x0bf8
983#define RADEON_SURFACE_ACCESS_CLR 0x0bfc
984#define RADEON_SURFACE_CNTL 0x0b00
985# define RADEON_SURF_TRANSLATION_DIS (1 << 8)
986# define RADEON_NONSURF_AP0_SWP_MASK (3 << 20)
987# define RADEON_NONSURF_AP0_SWP_LITTLE (0 << 20)
988# define RADEON_NONSURF_AP0_SWP_BIG16 (1 << 20)
989# define RADEON_NONSURF_AP0_SWP_BIG32 (2 << 20)
990# define RADEON_NONSURF_AP1_SWP_MASK (3 << 22)
991# define RADEON_NONSURF_AP1_SWP_LITTLE (0 << 22)
992# define RADEON_NONSURF_AP1_SWP_BIG16 (1 << 22)
993# define RADEON_NONSURF_AP1_SWP_BIG32 (2 << 22)
994#define RADEON_SURFACE0_INFO 0x0b0c
995# define RADEON_SURF_PITCHSEL_MASK (0x1ff << 0)
996# define RADEON_SURF_TILE_MODE_MASK (3 << 16)
997# define RADEON_SURF_TILE_MODE_MACRO (0 << 16)
998# define RADEON_SURF_TILE_MODE_MICRO (1 << 16)
999# define RADEON_SURF_TILE_MODE_32BIT_Z (2 << 16)
1000# define RADEON_SURF_TILE_MODE_16BIT_Z (3 << 16)
1001#define RADEON_SURFACE0_LOWER_BOUND 0x0b04
1002#define RADEON_SURFACE0_UPPER_BOUND 0x0b08
1003# define RADEON_SURF_ADDRESS_FIXED_MASK (0x3ff << 0)
1004#define RADEON_SURFACE1_INFO 0x0b1c
1005#define RADEON_SURFACE1_LOWER_BOUND 0x0b14
1006#define RADEON_SURFACE1_UPPER_BOUND 0x0b18
1007#define RADEON_SURFACE2_INFO 0x0b2c
1008#define RADEON_SURFACE2_LOWER_BOUND 0x0b24
1009#define RADEON_SURFACE2_UPPER_BOUND 0x0b28
1010#define RADEON_SURFACE3_INFO 0x0b3c
1011#define RADEON_SURFACE3_LOWER_BOUND 0x0b34
1012#define RADEON_SURFACE3_UPPER_BOUND 0x0b38
1013#define RADEON_SURFACE4_INFO 0x0b4c
1014#define RADEON_SURFACE4_LOWER_BOUND 0x0b44
1015#define RADEON_SURFACE4_UPPER_BOUND 0x0b48
1016#define RADEON_SURFACE5_INFO 0x0b5c
1017#define RADEON_SURFACE5_LOWER_BOUND 0x0b54
1018#define RADEON_SURFACE5_UPPER_BOUND 0x0b58
1019#define RADEON_SURFACE6_INFO 0x0b6c
1020#define RADEON_SURFACE6_LOWER_BOUND 0x0b64
1021#define RADEON_SURFACE6_UPPER_BOUND 0x0b68
1022#define RADEON_SURFACE7_INFO 0x0b7c
1023#define RADEON_SURFACE7_LOWER_BOUND 0x0b74
1024#define RADEON_SURFACE7_UPPER_BOUND 0x0b78
1025#define RADEON_SW_SEMAPHORE 0x013c
1026
1027#define RADEON_WAIT_UNTIL 0x1720
1028# define RADEON_WAIT_CRTC_PFLIP (1 << 0)
1029# define RADEON_WAIT_2D_IDLE (1 << 14)
1030# define RADEON_WAIT_3D_IDLE (1 << 15)
1031# define RADEON_WAIT_2D_IDLECLEAN (1 << 16)
1032# define RADEON_WAIT_3D_IDLECLEAN (1 << 17)
1033# define RADEON_WAIT_HOST_IDLECLEAN (1 << 18)
1034
1035#define RADEON_RB3D_ZMASKOFFSET 0x3234
1036#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
1037# define RADEON_DEPTH_FORMAT_16BIT_INT_Z (0 << 0)
1038# define RADEON_DEPTH_FORMAT_24BIT_INT_Z (2 << 0)
1039
1040
1041#define RADEON_CP_ME_RAM_ADDR 0x07d4
1042#define RADEON_CP_ME_RAM_RADDR 0x07d8
1043#define RADEON_CP_ME_RAM_DATAH 0x07dc
1044#define RADEON_CP_ME_RAM_DATAL 0x07e0
1045
1046#define RADEON_CP_RB_BASE 0x0700
1047#define RADEON_CP_RB_CNTL 0x0704
1048# define RADEON_BUF_SWAP_32BIT (2 << 16)
1049# define RADEON_RB_NO_UPDATE (1 << 27)
1050# define RADEON_RB_RPTR_WR_ENA (1 << 31)
1051#define RADEON_CP_RB_RPTR_ADDR 0x070c
1052#define RADEON_CP_RB_RPTR 0x0710
1053#define RADEON_CP_RB_WPTR 0x0714
1054
1055#define RADEON_CP_RB_WPTR_DELAY 0x0718
1056# define RADEON_PRE_WRITE_TIMER_SHIFT 0
1057# define RADEON_PRE_WRITE_LIMIT_SHIFT 23
1058
1059#define RADEON_CP_IB_BASE 0x0738
1060
1061#define RADEON_CP_CSQ_CNTL 0x0740
1062# define RADEON_CSQ_CNT_PRIMARY_MASK (0xff << 0)
1063# define RADEON_CSQ_PRIDIS_INDDIS (0 << 28)
1064# define RADEON_CSQ_PRIPIO_INDDIS (1 << 28)
1065# define RADEON_CSQ_PRIBM_INDDIS (2 << 28)
1066# define RADEON_CSQ_PRIPIO_INDBM (3 << 28)
1067# define RADEON_CSQ_PRIBM_INDBM (4 << 28)
1068# define RADEON_CSQ_PRIPIO_INDPIO (15 << 28)
1069
1070#define RADEON_AIC_CNTL 0x01d0
1071# define RADEON_PCIGART_TRANSLATE_EN (1 << 0)
1072# define RS400_MSI_REARM (1 << 3)
1073#define RADEON_AIC_STAT 0x01d4
1074#define RADEON_AIC_PT_BASE 0x01d8
1075#define RADEON_AIC_LO_ADDR 0x01dc
1076#define RADEON_AIC_HI_ADDR 0x01e0
1077#define RADEON_AIC_TLB_ADDR 0x01e4
1078#define RADEON_AIC_TLB_DATA 0x01e8
1079
1080
1081#define RADEON_CP_PACKET0 0x00000000
1082# define RADEON_ONE_REG_WR (1 << 15)
1083#define RADEON_CP_PACKET1 0x40000000
1084#define RADEON_CP_PACKET2 0x80000000
1085#define RADEON_CP_PACKET3 0xC0000000
1086# define RADEON_CP_NOP 0x00001000
1087# define RADEON_CP_NEXT_CHAR 0x00001900
1088# define RADEON_CP_PLY_NEXTSCAN 0x00001D00
1089# define RADEON_CP_SET_SCISSORS 0x00001E00
1090
1091# define RADEON_3D_RNDR_GEN_INDX_PRIM 0x00002300
1092# define RADEON_WAIT_FOR_IDLE 0x00002600
1093# define RADEON_3D_DRAW_VBUF 0x00002800
1094# define RADEON_3D_DRAW_IMMD 0x00002900
1095# define RADEON_3D_DRAW_INDX 0x00002A00
1096# define RADEON_CP_LOAD_PALETTE 0x00002C00
1097# define RADEON_3D_LOAD_VBPNTR 0x00002F00
1098# define RADEON_MPEG_IDCT_MACROBLOCK 0x00003000
1099# define RADEON_MPEG_IDCT_MACROBLOCK_REV 0x00003100
1100# define RADEON_3D_CLEAR_ZMASK 0x00003200
1101# define RADEON_CP_INDX_BUFFER 0x00003300
1102# define RADEON_CP_3D_DRAW_VBUF_2 0x00003400
1103# define RADEON_CP_3D_DRAW_IMMD_2 0x00003500
1104# define RADEON_CP_3D_DRAW_INDX_2 0x00003600
1105# define RADEON_3D_CLEAR_HIZ 0x00003700
1106# define RADEON_CP_3D_CLEAR_CMASK 0x00003802
1107# define RADEON_CNTL_HOSTDATA_BLT 0x00009400
1108# define RADEON_CNTL_PAINT_MULTI 0x00009A00
1109# define RADEON_CNTL_BITBLT_MULTI 0x00009B00
1110# define RADEON_CNTL_SET_SCISSORS 0xC0001E00
1111
1112# define R600_IT_INDIRECT_BUFFER 0x00003200
1113# define R600_IT_ME_INITIALIZE 0x00004400
1114# define R600_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)
1115# define R600_IT_EVENT_WRITE 0x00004600
1116# define R600_IT_SET_CONFIG_REG 0x00006800
1117# define R600_SET_CONFIG_REG_OFFSET 0x00008000
1118# define R600_SET_CONFIG_REG_END 0x0000ac00
1119
1120#define RADEON_CP_PACKET_MASK 0xC0000000
1121#define RADEON_CP_PACKET_COUNT_MASK 0x3fff0000
1122#define RADEON_CP_PACKET0_REG_MASK 0x000007ff
1123#define RADEON_CP_PACKET1_REG0_MASK 0x000007ff
1124#define RADEON_CP_PACKET1_REG1_MASK 0x003ff800
1125
1126#define RADEON_VTX_Z_PRESENT (1 << 31)
1127#define RADEON_VTX_PKCOLOR_PRESENT (1 << 3)
1128
1129#define RADEON_PRIM_TYPE_NONE (0 << 0)
1130#define RADEON_PRIM_TYPE_POINT (1 << 0)
1131#define RADEON_PRIM_TYPE_LINE (2 << 0)
1132#define RADEON_PRIM_TYPE_LINE_STRIP (3 << 0)
1133#define RADEON_PRIM_TYPE_TRI_LIST (4 << 0)
1134#define RADEON_PRIM_TYPE_TRI_FAN (5 << 0)
1135#define RADEON_PRIM_TYPE_TRI_STRIP (6 << 0)
1136#define RADEON_PRIM_TYPE_TRI_TYPE2 (7 << 0)
1137#define RADEON_PRIM_TYPE_RECT_LIST (8 << 0)
1138#define RADEON_PRIM_TYPE_3VRT_POINT_LIST (9 << 0)
1139#define RADEON_PRIM_TYPE_3VRT_LINE_LIST (10 << 0)
1140#define RADEON_PRIM_TYPE_MASK 0xf
1141#define RADEON_PRIM_WALK_IND (1 << 4)
1142#define RADEON_PRIM_WALK_LIST (2 << 4)
1143#define RADEON_PRIM_WALK_RING (3 << 4)
1144#define RADEON_COLOR_ORDER_BGRA (0 << 6)
1145#define RADEON_COLOR_ORDER_RGBA (1 << 6)
1146#define RADEON_MAOS_ENABLE (1 << 7)
1147#define RADEON_VTX_FMT_R128_MODE (0 << 8)
1148#define RADEON_VTX_FMT_RADEON_MODE (1 << 8)
1149#define RADEON_NUM_VERTICES_SHIFT 16
1150
1151#define RADEON_COLOR_FORMAT_CI8 2
1152#define RADEON_COLOR_FORMAT_ARGB1555 3
1153#define RADEON_COLOR_FORMAT_RGB565 4
1154#define RADEON_COLOR_FORMAT_ARGB8888 6
1155#define RADEON_COLOR_FORMAT_RGB332 7
1156#define RADEON_COLOR_FORMAT_RGB8 9
1157#define RADEON_COLOR_FORMAT_ARGB4444 15
1158
1159#define RADEON_TXFORMAT_I8 0
1160#define RADEON_TXFORMAT_AI88 1
1161#define RADEON_TXFORMAT_RGB332 2
1162#define RADEON_TXFORMAT_ARGB1555 3
1163#define RADEON_TXFORMAT_RGB565 4
1164#define RADEON_TXFORMAT_ARGB4444 5
1165#define RADEON_TXFORMAT_ARGB8888 6
1166#define RADEON_TXFORMAT_RGBA8888 7
1167#define RADEON_TXFORMAT_Y8 8
1168#define RADEON_TXFORMAT_VYUY422 10
1169#define RADEON_TXFORMAT_YVYU422 11
1170#define RADEON_TXFORMAT_DXT1 12
1171#define RADEON_TXFORMAT_DXT23 14
1172#define RADEON_TXFORMAT_DXT45 15
1173
1174#define R200_PP_TXCBLEND_0 0x2f00
1175#define R200_PP_TXCBLEND_1 0x2f10
1176#define R200_PP_TXCBLEND_2 0x2f20
1177#define R200_PP_TXCBLEND_3 0x2f30
1178#define R200_PP_TXCBLEND_4 0x2f40
1179#define R200_PP_TXCBLEND_5 0x2f50
1180#define R200_PP_TXCBLEND_6 0x2f60
1181#define R200_PP_TXCBLEND_7 0x2f70
1182#define R200_SE_TCL_LIGHT_MODEL_CTL_0 0x2268
1183#define R200_PP_TFACTOR_0 0x2ee0
1184#define R200_SE_VTX_FMT_0 0x2088
1185#define R200_SE_VAP_CNTL 0x2080
1186#define R200_SE_TCL_MATRIX_SEL_0 0x2230
1187#define R200_SE_TCL_TEX_PROC_CTL_2 0x22a8
1188#define R200_SE_TCL_UCP_VERT_BLEND_CTL 0x22c0
1189#define R200_PP_TXFILTER_5 0x2ca0
1190#define R200_PP_TXFILTER_4 0x2c80
1191#define R200_PP_TXFILTER_3 0x2c60
1192#define R200_PP_TXFILTER_2 0x2c40
1193#define R200_PP_TXFILTER_1 0x2c20
1194#define R200_PP_TXFILTER_0 0x2c00
1195#define R200_PP_TXOFFSET_5 0x2d78
1196#define R200_PP_TXOFFSET_4 0x2d60
1197#define R200_PP_TXOFFSET_3 0x2d48
1198#define R200_PP_TXOFFSET_2 0x2d30
1199#define R200_PP_TXOFFSET_1 0x2d18
1200#define R200_PP_TXOFFSET_0 0x2d00
1201
1202#define R200_PP_CUBIC_FACES_0 0x2c18
1203#define R200_PP_CUBIC_FACES_1 0x2c38
1204#define R200_PP_CUBIC_FACES_2 0x2c58
1205#define R200_PP_CUBIC_FACES_3 0x2c78
1206#define R200_PP_CUBIC_FACES_4 0x2c98
1207#define R200_PP_CUBIC_FACES_5 0x2cb8
1208#define R200_PP_CUBIC_OFFSET_F1_0 0x2d04
1209#define R200_PP_CUBIC_OFFSET_F2_0 0x2d08
1210#define R200_PP_CUBIC_OFFSET_F3_0 0x2d0c
1211#define R200_PP_CUBIC_OFFSET_F4_0 0x2d10
1212#define R200_PP_CUBIC_OFFSET_F5_0 0x2d14
1213#define R200_PP_CUBIC_OFFSET_F1_1 0x2d1c
1214#define R200_PP_CUBIC_OFFSET_F2_1 0x2d20
1215#define R200_PP_CUBIC_OFFSET_F3_1 0x2d24
1216#define R200_PP_CUBIC_OFFSET_F4_1 0x2d28
1217#define R200_PP_CUBIC_OFFSET_F5_1 0x2d2c
1218#define R200_PP_CUBIC_OFFSET_F1_2 0x2d34
1219#define R200_PP_CUBIC_OFFSET_F2_2 0x2d38
1220#define R200_PP_CUBIC_OFFSET_F3_2 0x2d3c
1221#define R200_PP_CUBIC_OFFSET_F4_2 0x2d40
1222#define R200_PP_CUBIC_OFFSET_F5_2 0x2d44
1223#define R200_PP_CUBIC_OFFSET_F1_3 0x2d4c
1224#define R200_PP_CUBIC_OFFSET_F2_3 0x2d50
1225#define R200_PP_CUBIC_OFFSET_F3_3 0x2d54
1226#define R200_PP_CUBIC_OFFSET_F4_3 0x2d58
1227#define R200_PP_CUBIC_OFFSET_F5_3 0x2d5c
1228#define R200_PP_CUBIC_OFFSET_F1_4 0x2d64
1229#define R200_PP_CUBIC_OFFSET_F2_4 0x2d68
1230#define R200_PP_CUBIC_OFFSET_F3_4 0x2d6c
1231#define R200_PP_CUBIC_OFFSET_F4_4 0x2d70
1232#define R200_PP_CUBIC_OFFSET_F5_4 0x2d74
1233#define R200_PP_CUBIC_OFFSET_F1_5 0x2d7c
1234#define R200_PP_CUBIC_OFFSET_F2_5 0x2d80
1235#define R200_PP_CUBIC_OFFSET_F3_5 0x2d84
1236#define R200_PP_CUBIC_OFFSET_F4_5 0x2d88
1237#define R200_PP_CUBIC_OFFSET_F5_5 0x2d8c
1238
1239#define R200_RE_AUX_SCISSOR_CNTL 0x26f0
1240#define R200_SE_VTE_CNTL 0x20b0
1241#define R200_SE_TCL_OUTPUT_VTX_COMP_SEL 0x2250
1242#define R200_PP_TAM_DEBUG3 0x2d9c
1243#define R200_PP_CNTL_X 0x2cc4
1244#define R200_SE_VAP_CNTL_STATUS 0x2140
1245#define R200_RE_SCISSOR_TL_0 0x1cd8
1246#define R200_RE_SCISSOR_TL_1 0x1ce0
1247#define R200_RE_SCISSOR_TL_2 0x1ce8
1248#define R200_RB3D_DEPTHXY_OFFSET 0x1d60
1249#define R200_RE_AUX_SCISSOR_CNTL 0x26f0
1250#define R200_SE_VTX_STATE_CNTL 0x2180
1251#define R200_RE_POINTSIZE 0x2648
1252#define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254
1253
1254#define RADEON_PP_TEX_SIZE_0 0x1d04
1255#define RADEON_PP_TEX_SIZE_1 0x1d0c
1256#define RADEON_PP_TEX_SIZE_2 0x1d14
1257
1258#define RADEON_PP_CUBIC_FACES_0 0x1d24
1259#define RADEON_PP_CUBIC_FACES_1 0x1d28
1260#define RADEON_PP_CUBIC_FACES_2 0x1d2c
1261#define RADEON_PP_CUBIC_OFFSET_T0_0 0x1dd0
1262#define RADEON_PP_CUBIC_OFFSET_T1_0 0x1e00
1263#define RADEON_PP_CUBIC_OFFSET_T2_0 0x1e14
1264
1265#define RADEON_SE_TCL_STATE_FLUSH 0x2284
1266
1267#define SE_VAP_CNTL__TCL_ENA_MASK 0x00000001
1268#define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK 0x00010000
1269#define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 0x00000012
1270#define SE_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100
1271#define SE_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200
1272#define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 0x00000001
1273#define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 0x00000002
1274#define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT 0x0000000b
1275#define R200_3D_DRAW_IMMD_2 0xC0003500
1276#define R200_SE_VTX_FMT_1 0x208c
1277#define R200_RE_CNTL 0x1c50
1278
1279#define R200_RB3D_BLENDCOLOR 0x3218
1280
1281#define R200_SE_TCL_POINT_SPRITE_CNTL 0x22c4
1282
1283#define R200_PP_TRI_PERF 0x2cf8
1284
1285#define R200_PP_AFS_0 0x2f80
1286#define R200_PP_AFS_1 0x2f00
1287
1288#define R200_VAP_PVS_CNTL_1 0x22D0
1289
1290#define RADEON_CRTC_CRNT_FRAME 0x0214
1291#define RADEON_CRTC2_CRNT_FRAME 0x0314
1292
1293#define R500_D1CRTC_STATUS 0x609c
1294#define R500_D2CRTC_STATUS 0x689c
1295#define R500_CRTC_V_BLANK (1<<0)
1296
1297#define R500_D1CRTC_FRAME_COUNT 0x60a4
1298#define R500_D2CRTC_FRAME_COUNT 0x68a4
1299
1300#define R500_D1MODE_V_COUNTER 0x6530
1301#define R500_D2MODE_V_COUNTER 0x6d30
1302
1303#define R500_D1MODE_VBLANK_STATUS 0x6534
1304#define R500_D2MODE_VBLANK_STATUS 0x6d34
1305#define R500_VBLANK_OCCURED (1<<0)
1306#define R500_VBLANK_ACK (1<<4)
1307#define R500_VBLANK_STAT (1<<12)
1308#define R500_VBLANK_INT (1<<16)
1309
1310#define R500_DxMODE_INT_MASK 0x6540
1311#define R500_D1MODE_INT_MASK (1<<0)
1312#define R500_D2MODE_INT_MASK (1<<8)
1313
1314#define R500_DISP_INTERRUPT_STATUS 0x7edc
1315#define R500_D1_VBLANK_INTERRUPT (1 << 4)
1316#define R500_D2_VBLANK_INTERRUPT (1 << 5)
1317
1318
1319#define R600_MC_VM_FB_LOCATION 0x2180
1320#define R600_MC_VM_AGP_TOP 0x2184
1321#define R600_MC_VM_AGP_BOT 0x2188
1322#define R600_MC_VM_AGP_BASE 0x218c
1323#define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190
1324#define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194
1325#define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198
1326
1327#define R700_MC_VM_FB_LOCATION 0x2024
1328#define R700_MC_VM_AGP_TOP 0x2028
1329#define R700_MC_VM_AGP_BOT 0x202c
1330#define R700_MC_VM_AGP_BASE 0x2030
1331#define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
1332#define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
1333#define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203c
1334
1335#define R600_MCD_RD_A_CNTL 0x219c
1336#define R600_MCD_RD_B_CNTL 0x21a0
1337
1338#define R600_MCD_WR_A_CNTL 0x21a4
1339#define R600_MCD_WR_B_CNTL 0x21a8
1340
1341#define R600_MCD_RD_SYS_CNTL 0x2200
1342#define R600_MCD_WR_SYS_CNTL 0x2214
1343
1344#define R600_MCD_RD_GFX_CNTL 0x21fc
1345#define R600_MCD_RD_HDP_CNTL 0x2204
1346#define R600_MCD_RD_PDMA_CNTL 0x2208
1347#define R600_MCD_RD_SEM_CNTL 0x220c
1348#define R600_MCD_WR_GFX_CNTL 0x2210
1349#define R600_MCD_WR_HDP_CNTL 0x2218
1350#define R600_MCD_WR_PDMA_CNTL 0x221c
1351#define R600_MCD_WR_SEM_CNTL 0x2220
1352
1353# define R600_MCD_L1_TLB (1 << 0)
1354# define R600_MCD_L1_FRAG_PROC (1 << 1)
1355# define R600_MCD_L1_STRICT_ORDERING (1 << 2)
1356
1357# define R600_MCD_SYSTEM_ACCESS_MODE_MASK (3 << 6)
1358# define R600_MCD_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6)
1359# define R600_MCD_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6)
1360# define R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS (2 << 6)
1361# define R600_MCD_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6)
1362
1363# define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8)
1364# define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8)
1365
1366# define R600_MCD_SEMAPHORE_MODE (1 << 10)
1367# define R600_MCD_WAIT_L2_QUERY (1 << 11)
1368# define R600_MCD_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 12)
1369# define R600_MCD_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)
1370
1371#define R700_MC_VM_MD_L1_TLB0_CNTL 0x2654
1372#define R700_MC_VM_MD_L1_TLB1_CNTL 0x2658
1373#define R700_MC_VM_MD_L1_TLB2_CNTL 0x265c
1374
1375#define R700_MC_VM_MB_L1_TLB0_CNTL 0x2234
1376#define R700_MC_VM_MB_L1_TLB1_CNTL 0x2238
1377#define R700_MC_VM_MB_L1_TLB2_CNTL 0x223c
1378#define R700_MC_VM_MB_L1_TLB3_CNTL 0x2240
1379
1380# define R700_ENABLE_L1_TLB (1 << 0)
1381# define R700_ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
1382# define R700_SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
1383# define R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
1384# define R700_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 15)
1385# define R700_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 18)
1386
1387#define R700_MC_ARB_RAMCFG 0x2760
1388# define R700_NOOFBANK_SHIFT 0
1389# define R700_NOOFBANK_MASK 0x3
1390# define R700_NOOFRANK_SHIFT 2
1391# define R700_NOOFRANK_MASK 0x1
1392# define R700_NOOFROWS_SHIFT 3
1393# define R700_NOOFROWS_MASK 0x7
1394# define R700_NOOFCOLS_SHIFT 6
1395# define R700_NOOFCOLS_MASK 0x3
1396# define R700_CHANSIZE_SHIFT 8
1397# define R700_CHANSIZE_MASK 0x1
1398# define R700_BURSTLENGTH_SHIFT 9
1399# define R700_BURSTLENGTH_MASK 0x1
1400#define R600_RAMCFG 0x2408
1401# define R600_NOOFBANK_SHIFT 0
1402# define R600_NOOFBANK_MASK 0x1
1403# define R600_NOOFRANK_SHIFT 1
1404# define R600_NOOFRANK_MASK 0x1
1405# define R600_NOOFROWS_SHIFT 2
1406# define R600_NOOFROWS_MASK 0x7
1407# define R600_NOOFCOLS_SHIFT 5
1408# define R600_NOOFCOLS_MASK 0x3
1409# define R600_CHANSIZE_SHIFT 7
1410# define R600_CHANSIZE_MASK 0x1
1411# define R600_BURSTLENGTH_SHIFT 8
1412# define R600_BURSTLENGTH_MASK 0x1
1413
1414#define R600_VM_L2_CNTL 0x1400
1415# define R600_VM_L2_CACHE_EN (1 << 0)
1416# define R600_VM_L2_FRAG_PROC (1 << 1)
1417# define R600_VM_ENABLE_PTE_CACHE_LRU_W (1 << 9)
1418# define R600_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 13)
1419# define R700_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 14)
1420
1421#define R600_VM_L2_CNTL2 0x1404
1422# define R600_VM_L2_CNTL2_INVALIDATE_ALL_L1_TLBS (1 << 0)
1423# define R600_VM_L2_CNTL2_INVALIDATE_L2_CACHE (1 << 1)
1424#define R600_VM_L2_CNTL3 0x1408
1425# define R600_VM_L2_CNTL3_BANK_SELECT_0(x) ((x) << 0)
1426# define R600_VM_L2_CNTL3_BANK_SELECT_1(x) ((x) << 5)
1427# define R600_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 10)
1428# define R700_VM_L2_CNTL3_BANK_SELECT(x) ((x) << 0)
1429# define R700_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 6)
1430
1431#define R600_VM_L2_STATUS 0x140c
1432
1433#define R600_VM_CONTEXT0_CNTL 0x1410
1434# define R600_VM_ENABLE_CONTEXT (1 << 0)
1435# define R600_VM_PAGE_TABLE_DEPTH_FLAT (0 << 1)
1436
1437#define R600_VM_CONTEXT0_CNTL2 0x1430
1438#define R600_VM_CONTEXT0_REQUEST_RESPONSE 0x1470
1439#define R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490
1440#define R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14b0
1441#define R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574
1442#define R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594
1443#define R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15b4
1444
1445#define R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c
1446#define R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c
1447#define R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157c
1448
1449#define R600_HDP_HOST_PATH_CNTL 0x2c00
1450
1451#define R600_GRBM_CNTL 0x8000
1452# define R600_GRBM_READ_TIMEOUT(x) ((x) << 0)
1453
1454#define R600_GRBM_STATUS 0x8010
1455# define R600_CMDFIFO_AVAIL_MASK 0x1f
1456# define R700_CMDFIFO_AVAIL_MASK 0xf
1457# define R600_GUI_ACTIVE (1 << 31)
1458#define R600_GRBM_STATUS2 0x8014
1459#define R600_GRBM_SOFT_RESET 0x8020
1460# define R600_SOFT_RESET_CP (1 << 0)
1461#define R600_WAIT_UNTIL 0x8040
1462
1463#define R600_CP_SEM_WAIT_TIMER 0x85bc
1464#define R600_CP_ME_CNTL 0x86d8
1465# define R600_CP_ME_HALT (1 << 28)
1466#define R600_CP_QUEUE_THRESHOLDS 0x8760
1467# define R600_ROQ_IB1_START(x) ((x) << 0)
1468# define R600_ROQ_IB2_START(x) ((x) << 8)
1469#define R600_CP_MEQ_THRESHOLDS 0x8764
1470# define R700_STQ_SPLIT(x) ((x) << 0)
1471# define R600_MEQ_END(x) ((x) << 16)
1472# define R600_ROQ_END(x) ((x) << 24)
1473#define R600_CP_PERFMON_CNTL 0x87fc
1474#define R600_CP_RB_BASE 0xc100
1475#define R600_CP_RB_CNTL 0xc104
1476# define R600_RB_BUFSZ(x) ((x) << 0)
1477# define R600_RB_BLKSZ(x) ((x) << 8)
1478# define R600_RB_NO_UPDATE (1 << 27)
1479# define R600_RB_RPTR_WR_ENA (1 << 31)
1480#define R600_CP_RB_RPTR_WR 0xc108
1481#define R600_CP_RB_RPTR_ADDR 0xc10c
1482#define R600_CP_RB_RPTR_ADDR_HI 0xc110
1483#define R600_CP_RB_WPTR 0xc114
1484#define R600_CP_RB_WPTR_ADDR 0xc118
1485#define R600_CP_RB_WPTR_ADDR_HI 0xc11c
1486#define R600_CP_RB_RPTR 0x8700
1487#define R600_CP_RB_WPTR_DELAY 0x8704
1488#define R600_CP_PFP_UCODE_ADDR 0xc150
1489#define R600_CP_PFP_UCODE_DATA 0xc154
1490#define R600_CP_ME_RAM_RADDR 0xc158
1491#define R600_CP_ME_RAM_WADDR 0xc15c
1492#define R600_CP_ME_RAM_DATA 0xc160
1493#define R600_CP_DEBUG 0xc1fc
1494
1495#define R600_PA_CL_ENHANCE 0x8a14
1496# define R600_CLIP_VTX_REORDER_ENA (1 << 0)
1497# define R600_NUM_CLIP_SEQ(x) ((x) << 1)
1498#define R600_PA_SC_LINE_STIPPLE_STATE 0x8b10
1499#define R600_PA_SC_MULTI_CHIP_CNTL 0x8b20
1500#define R700_PA_SC_FORCE_EOV_MAX_CNTS 0x8b24
1501# define R700_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
1502# define R700_FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16)
1503#define R600_PA_SC_AA_SAMPLE_LOCS_2S 0x8b40
1504#define R600_PA_SC_AA_SAMPLE_LOCS_4S 0x8b44
1505#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8b48
1506#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8b4c
1507# define R600_S0_X(x) ((x) << 0)
1508# define R600_S0_Y(x) ((x) << 4)
1509# define R600_S1_X(x) ((x) << 8)
1510# define R600_S1_Y(x) ((x) << 12)
1511# define R600_S2_X(x) ((x) << 16)
1512# define R600_S2_Y(x) ((x) << 20)
1513# define R600_S3_X(x) ((x) << 24)
1514# define R600_S3_Y(x) ((x) << 28)
1515# define R600_S4_X(x) ((x) << 0)
1516# define R600_S4_Y(x) ((x) << 4)
1517# define R600_S5_X(x) ((x) << 8)
1518# define R600_S5_Y(x) ((x) << 12)
1519# define R600_S6_X(x) ((x) << 16)
1520# define R600_S6_Y(x) ((x) << 20)
1521# define R600_S7_X(x) ((x) << 24)
1522# define R600_S7_Y(x) ((x) << 28)
1523#define R600_PA_SC_FIFO_SIZE 0x8bd0
1524# define R600_SC_PRIM_FIFO_SIZE(x) ((x) << 0)
1525# define R600_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 8)
1526# define R600_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 16)
1527#define R700_PA_SC_FIFO_SIZE_R7XX 0x8bcc
1528# define R700_SC_PRIM_FIFO_SIZE(x) ((x) << 0)
1529# define R700_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 12)
1530# define R700_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 20)
1531#define R600_PA_SC_ENHANCE 0x8bf0
1532# define R600_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
1533# define R600_FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12)
1534#define R600_PA_SC_CLIPRECT_RULE 0x2820c
1535#define R700_PA_SC_EDGERULE 0x28230
1536#define R600_PA_SC_LINE_STIPPLE 0x28a0c
1537#define R600_PA_SC_MODE_CNTL 0x28a4c
1538#define R600_PA_SC_AA_CONFIG 0x28c04
1539
1540#define R600_SX_EXPORT_BUFFER_SIZES 0x900c
1541# define R600_COLOR_BUFFER_SIZE(x) ((x) << 0)
1542# define R600_POSITION_BUFFER_SIZE(x) ((x) << 8)
1543# define R600_SMX_BUFFER_SIZE(x) ((x) << 16)
1544#define R600_SX_DEBUG_1 0x9054
1545# define R600_SMX_EVENT_RELEASE (1 << 0)
1546# define R600_ENABLE_NEW_SMX_ADDRESS (1 << 16)
1547#define R700_SX_DEBUG_1 0x9058
1548# define R700_ENABLE_NEW_SMX_ADDRESS (1 << 16)
1549#define R600_SX_MISC 0x28350
1550
1551#define R600_DB_DEBUG 0x9830
1552# define R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31)
1553#define R600_DB_WATERMARKS 0x9838
1554# define R600_DEPTH_FREE(x) ((x) << 0)
1555# define R600_DEPTH_FLUSH(x) ((x) << 5)
1556# define R600_DEPTH_PENDING_FREE(x) ((x) << 15)
1557# define R600_DEPTH_CACHELINE_FREE(x) ((x) << 20)
1558#define R700_DB_DEBUG3 0x98b0
1559# define R700_DB_CLK_OFF_DELAY(x) ((x) << 11)
1560#define RV700_DB_DEBUG4 0x9b8c
1561# define RV700_DISABLE_TILE_COVERED_FOR_PS_ITER (1 << 6)
1562
1563#define R600_VGT_CACHE_INVALIDATION 0x88c4
1564# define R600_CACHE_INVALIDATION(x) ((x) << 0)
1565# define R600_VC_ONLY 0
1566# define R600_TC_ONLY 1
1567# define R600_VC_AND_TC 2
1568# define R700_AUTO_INVLD_EN(x) ((x) << 6)
1569# define R700_NO_AUTO 0
1570# define R700_ES_AUTO 1
1571# define R700_GS_AUTO 2
1572# define R700_ES_AND_GS_AUTO 3
1573#define R600_VGT_GS_PER_ES 0x88c8
1574#define R600_VGT_ES_PER_GS 0x88cc
1575#define R600_VGT_GS_PER_VS 0x88e8
1576#define R600_VGT_GS_VERTEX_REUSE 0x88d4
1577#define R600_VGT_NUM_INSTANCES 0x8974
1578#define R600_VGT_STRMOUT_EN 0x28ab0
1579#define R600_VGT_EVENT_INITIATOR 0x28a90
1580# define R600_CACHE_FLUSH_AND_INV_EVENT (0x16 << 0)
1581#define R600_VGT_VERTEX_REUSE_BLOCK_CNTL 0x28c58
1582# define R600_VTX_REUSE_DEPTH_MASK 0xff
1583#define R600_VGT_OUT_DEALLOC_CNTL 0x28c5c
1584# define R600_DEALLOC_DIST_MASK 0x7f
1585
1586#define R600_CB_COLOR0_BASE 0x28040
1587#define R600_CB_COLOR1_BASE 0x28044
1588#define R600_CB_COLOR2_BASE 0x28048
1589#define R600_CB_COLOR3_BASE 0x2804c
1590#define R600_CB_COLOR4_BASE 0x28050
1591#define R600_CB_COLOR5_BASE 0x28054
1592#define R600_CB_COLOR6_BASE 0x28058
1593#define R600_CB_COLOR7_BASE 0x2805c
1594#define R600_CB_COLOR7_FRAG 0x280fc
1595
1596#define R600_TC_CNTL 0x9608
1597# define R600_TC_L2_SIZE(x) ((x) << 5)
1598# define R600_L2_DISABLE_LATE_HIT (1 << 9)
1599
1600#define R600_ARB_POP 0x2418
1601# define R600_ENABLE_TC128 (1 << 30)
1602#define R600_ARB_GDEC_RD_CNTL 0x246c
1603
1604#define R600_TA_CNTL_AUX 0x9508
1605# define R600_DISABLE_CUBE_WRAP (1 << 0)
1606# define R600_DISABLE_CUBE_ANISO (1 << 1)
1607# define R700_GETLOD_SELECT(x) ((x) << 2)
1608# define R600_SYNC_GRADIENT (1 << 24)
1609# define R600_SYNC_WALKER (1 << 25)
1610# define R600_SYNC_ALIGNER (1 << 26)
1611# define R600_BILINEAR_PRECISION_6_BIT (0 << 31)
1612# define R600_BILINEAR_PRECISION_8_BIT (1 << 31)
1613
1614#define R700_TCP_CNTL 0x9610
1615
1616#define R600_SMX_DC_CTL0 0xa020
1617# define R700_USE_HASH_FUNCTION (1 << 0)
1618# define R700_CACHE_DEPTH(x) ((x) << 1)
1619# define R700_FLUSH_ALL_ON_EVENT (1 << 10)
1620# define R700_STALL_ON_EVENT (1 << 11)
1621#define R700_SMX_EVENT_CTL 0xa02c
1622# define R700_ES_FLUSH_CTL(x) ((x) << 0)
1623# define R700_GS_FLUSH_CTL(x) ((x) << 3)
1624# define R700_ACK_FLUSH_CTL(x) ((x) << 6)
1625# define R700_SYNC_FLUSH_CTL (1 << 8)
1626
1627#define R600_SQ_CONFIG 0x8c00
1628# define R600_VC_ENABLE (1 << 0)
1629# define R600_EXPORT_SRC_C (1 << 1)
1630# define R600_DX9_CONSTS (1 << 2)
1631# define R600_ALU_INST_PREFER_VECTOR (1 << 3)
1632# define R600_DX10_CLAMP (1 << 4)
1633# define R600_CLAUSE_SEQ_PRIO(x) ((x) << 8)
1634# define R600_PS_PRIO(x) ((x) << 24)
1635# define R600_VS_PRIO(x) ((x) << 26)
1636# define R600_GS_PRIO(x) ((x) << 28)
1637# define R600_ES_PRIO(x) ((x) << 30)
1638#define R600_SQ_GPR_RESOURCE_MGMT_1 0x8c04
1639# define R600_NUM_PS_GPRS(x) ((x) << 0)
1640# define R600_NUM_VS_GPRS(x) ((x) << 16)
1641# define R700_DYN_GPR_ENABLE (1 << 27)
1642# define R600_NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)
1643#define R600_SQ_GPR_RESOURCE_MGMT_2 0x8c08
1644# define R600_NUM_GS_GPRS(x) ((x) << 0)
1645# define R600_NUM_ES_GPRS(x) ((x) << 16)
1646#define R600_SQ_THREAD_RESOURCE_MGMT 0x8c0c
1647# define R600_NUM_PS_THREADS(x) ((x) << 0)
1648# define R600_NUM_VS_THREADS(x) ((x) << 8)
1649# define R600_NUM_GS_THREADS(x) ((x) << 16)
1650# define R600_NUM_ES_THREADS(x) ((x) << 24)
1651#define R600_SQ_STACK_RESOURCE_MGMT_1 0x8c10
1652# define R600_NUM_PS_STACK_ENTRIES(x) ((x) << 0)
1653# define R600_NUM_VS_STACK_ENTRIES(x) ((x) << 16)
1654#define R600_SQ_STACK_RESOURCE_MGMT_2 0x8c14
1655# define R600_NUM_GS_STACK_ENTRIES(x) ((x) << 0)
1656# define R600_NUM_ES_STACK_ENTRIES(x) ((x) << 16)
1657#define R600_SQ_MS_FIFO_SIZES 0x8cf0
1658# define R600_CACHE_FIFO_SIZE(x) ((x) << 0)
1659# define R600_FETCH_FIFO_HIWATER(x) ((x) << 8)
1660# define R600_DONE_FIFO_HIWATER(x) ((x) << 16)
1661# define R600_ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)
1662#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_0 0x8db0
1663# define R700_SIMDA_RING0(x) ((x) << 0)
1664# define R700_SIMDA_RING1(x) ((x) << 8)
1665# define R700_SIMDB_RING0(x) ((x) << 16)
1666# define R700_SIMDB_RING1(x) ((x) << 24)
1667#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_1 0x8db4
1668#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_2 0x8db8
1669#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_3 0x8dbc
1670#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_4 0x8dc0
1671#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_5 0x8dc4
1672#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_6 0x8dc8
1673#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_7 0x8dcc
1674
1675#define R600_SPI_PS_IN_CONTROL_0 0x286cc
1676# define R600_NUM_INTERP(x) ((x) << 0)
1677# define R600_POSITION_ENA (1 << 8)
1678# define R600_POSITION_CENTROID (1 << 9)
1679# define R600_POSITION_ADDR(x) ((x) << 10)
1680# define R600_PARAM_GEN(x) ((x) << 15)
1681# define R600_PARAM_GEN_ADDR(x) ((x) << 19)
1682# define R600_BARYC_SAMPLE_CNTL(x) ((x) << 26)
1683# define R600_PERSP_GRADIENT_ENA (1 << 28)
1684# define R600_LINEAR_GRADIENT_ENA (1 << 29)
1685# define R600_POSITION_SAMPLE (1 << 30)
1686# define R600_BARYC_AT_SAMPLE_ENA (1 << 31)
1687#define R600_SPI_PS_IN_CONTROL_1 0x286d0
1688# define R600_GEN_INDEX_PIX (1 << 0)
1689# define R600_GEN_INDEX_PIX_ADDR(x) ((x) << 1)
1690# define R600_FRONT_FACE_ENA (1 << 8)
1691# define R600_FRONT_FACE_CHAN(x) ((x) << 9)
1692# define R600_FRONT_FACE_ALL_BITS (1 << 11)
1693# define R600_FRONT_FACE_ADDR(x) ((x) << 12)
1694# define R600_FOG_ADDR(x) ((x) << 17)
1695# define R600_FIXED_PT_POSITION_ENA (1 << 24)
1696# define R600_FIXED_PT_POSITION_ADDR(x) ((x) << 25)
1697# define R700_POSITION_ULC (1 << 30)
1698#define R600_SPI_INPUT_Z 0x286d8
1699
1700#define R600_SPI_CONFIG_CNTL 0x9100
1701# define R600_GPR_WRITE_PRIORITY(x) ((x) << 0)
1702# define R600_DISABLE_INTERP_1 (1 << 5)
1703#define R600_SPI_CONFIG_CNTL_1 0x913c
1704# define R600_VTX_DONE_DELAY(x) ((x) << 0)
1705# define R600_INTERP_ONE_PRIM_PER_ROW (1 << 4)
1706
1707#define R600_GB_TILING_CONFIG 0x98f0
1708# define R600_PIPE_TILING(x) ((x) << 1)
1709# define R600_BANK_TILING(x) ((x) << 4)
1710# define R600_GROUP_SIZE(x) ((x) << 6)
1711# define R600_ROW_TILING(x) ((x) << 8)
1712# define R600_BANK_SWAPS(x) ((x) << 11)
1713# define R600_SAMPLE_SPLIT(x) ((x) << 14)
1714# define R600_BACKEND_MAP(x) ((x) << 16)
1715#define R600_DCP_TILING_CONFIG 0x6ca0
1716#define R600_HDP_TILING_CONFIG 0x2f3c
1717
1718#define R600_CC_RB_BACKEND_DISABLE 0x98f4
1719#define R700_CC_SYS_RB_BACKEND_DISABLE 0x3f88
1720# define R600_BACKEND_DISABLE(x) ((x) << 16)
1721
1722#define R600_CC_GC_SHADER_PIPE_CONFIG 0x8950
1723#define R600_GC_USER_SHADER_PIPE_CONFIG 0x8954
1724# define R600_INACTIVE_QD_PIPES(x) ((x) << 8)
1725# define R600_INACTIVE_QD_PIPES_MASK (0xff << 8)
1726# define R600_INACTIVE_SIMDS(x) ((x) << 16)
1727# define R600_INACTIVE_SIMDS_MASK (0xff << 16)
1728
1729#define R700_CGTS_SYS_TCC_DISABLE 0x3f90
1730#define R700_CGTS_USER_SYS_TCC_DISABLE 0x3f94
1731#define R700_CGTS_TCC_DISABLE 0x9148
1732#define R700_CGTS_USER_TCC_DISABLE 0x914c
1733
1734
1735#define RADEON_MAX_USEC_TIMEOUT 100000
1736
1737#define RADEON_LAST_FRAME_REG RADEON_SCRATCH_REG0
1738#define RADEON_LAST_DISPATCH_REG RADEON_SCRATCH_REG1
1739#define RADEON_LAST_CLEAR_REG RADEON_SCRATCH_REG2
1740#define RADEON_LAST_SWI_REG RADEON_SCRATCH_REG3
1741#define RADEON_LAST_DISPATCH 1
1742
1743#define R600_LAST_FRAME_REG R600_SCRATCH_REG0
1744#define R600_LAST_DISPATCH_REG R600_SCRATCH_REG1
1745#define R600_LAST_CLEAR_REG R600_SCRATCH_REG2
1746#define R600_LAST_SWI_REG R600_SCRATCH_REG3
1747
1748#define RADEON_MAX_VB_AGE 0x7fffffff
1749#define RADEON_MAX_VB_VERTS (0xffff)
1750
1751#define RADEON_RING_HIGH_MARK 128
1752
1753#define RADEON_PCIGART_TABLE_SIZE (32*1024)
1754
1755#define RADEON_READ(reg) DRM_READ32( dev_priv->mmio, (reg) )
1756#define RADEON_WRITE(reg, val) \
1757do { \
1758 if (reg < 0x10000) { \
1759 DRM_WRITE32(dev_priv->mmio, (reg), (val)); \
1760 } else { \
1761 DRM_WRITE32(dev_priv->mmio, RADEON_MM_INDEX, (reg)); \
1762 DRM_WRITE32(dev_priv->mmio, RADEON_MM_DATA, (val)); \
1763 } \
1764} while (0)
1765#define RADEON_READ8(reg) DRM_READ8( dev_priv->mmio, (reg) )
1766#define RADEON_WRITE8(reg,val) DRM_WRITE8( dev_priv->mmio, (reg), (val) )
1767
1768#define RADEON_WRITE_PLL(addr, val) \
1769do { \
1770 RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX, \
1771 ((addr) & 0x1f) | RADEON_PLL_WR_EN ); \
1772 RADEON_WRITE(RADEON_CLOCK_CNTL_DATA, (val)); \
1773} while (0)
1774
1775#define RADEON_WRITE_PCIE(addr, val) \
1776do { \
1777 RADEON_WRITE8(RADEON_PCIE_INDEX, \
1778 ((addr) & 0xff)); \
1779 RADEON_WRITE(RADEON_PCIE_DATA, (val)); \
1780} while (0)
1781
1782#define R500_WRITE_MCIND(addr, val) \
1783do { \
1784 RADEON_WRITE(R520_MC_IND_INDEX, 0xff0000 | ((addr) & 0xff)); \
1785 RADEON_WRITE(R520_MC_IND_DATA, (val)); \
1786 RADEON_WRITE(R520_MC_IND_INDEX, 0); \
1787} while (0)
1788
1789#define RS480_WRITE_MCIND(addr, val) \
1790do { \
1791 RADEON_WRITE(RS480_NB_MC_INDEX, \
1792 ((addr) & 0xff) | RS480_NB_MC_IND_WR_EN); \
1793 RADEON_WRITE(RS480_NB_MC_DATA, (val)); \
1794 RADEON_WRITE(RS480_NB_MC_INDEX, 0xff); \
1795} while (0)
1796
1797#define RS690_WRITE_MCIND(addr, val) \
1798do { \
1799 RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_EN | ((addr) & RS690_MC_INDEX_MASK)); \
1800 RADEON_WRITE(RS690_MC_DATA, val); \
1801 RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_ACK); \
1802} while (0)
1803
1804#define RS600_WRITE_MCIND(addr, val) \
1805do { \
1806 RADEON_WRITE(RS600_MC_INDEX, RS600_MC_IND_WR_EN | RS600_MC_IND_CITF_ARB0 | ((addr) & RS600_MC_ADDR_MASK)); \
1807 RADEON_WRITE(RS600_MC_DATA, val); \
1808} while (0)
1809
1810#define IGP_WRITE_MCIND(addr, val) \
1811do { \
1812 if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS690) || \
1813 ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS740)) \
1814 RS690_WRITE_MCIND(addr, val); \
1815 else if ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS600) \
1816 RS600_WRITE_MCIND(addr, val); \
1817 else \
1818 RS480_WRITE_MCIND(addr, val); \
1819} while (0)
1820
1821#define CP_PACKET0( reg, n ) \
1822 (RADEON_CP_PACKET0 | ((n) << 16) | ((reg) >> 2))
1823#define CP_PACKET0_TABLE( reg, n ) \
1824 (RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) << 16) | ((reg) >> 2))
1825#define CP_PACKET1( reg0, reg1 ) \
1826 (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2))
1827#define CP_PACKET2() \
1828 (RADEON_CP_PACKET2)
1829#define CP_PACKET3( pkt, n ) \
1830 (RADEON_CP_PACKET3 | (pkt) | ((n) << 16))
1831
1832
1833
1834
1835
1836#define RADEON_WAIT_UNTIL_2D_IDLE() do { \
1837 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1838 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1839 RADEON_WAIT_HOST_IDLECLEAN) ); \
1840} while (0)
1841
1842#define RADEON_WAIT_UNTIL_3D_IDLE() do { \
1843 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1844 OUT_RING( (RADEON_WAIT_3D_IDLECLEAN | \
1845 RADEON_WAIT_HOST_IDLECLEAN) ); \
1846} while (0)
1847
1848#define RADEON_WAIT_UNTIL_IDLE() do { \
1849 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1850 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1851 RADEON_WAIT_3D_IDLECLEAN | \
1852 RADEON_WAIT_HOST_IDLECLEAN) ); \
1853} while (0)
1854
1855#define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do { \
1856 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1857 OUT_RING( RADEON_WAIT_CRTC_PFLIP ); \
1858} while (0)
1859
1860#define RADEON_FLUSH_CACHE() do { \
1861 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1862 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1863 OUT_RING(RADEON_RB3D_DC_FLUSH); \
1864 } else { \
1865 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1866 OUT_RING(R300_RB3D_DC_FLUSH); \
1867 } \
1868} while (0)
1869
1870#define RADEON_PURGE_CACHE() do { \
1871 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1872 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1873 OUT_RING(RADEON_RB3D_DC_FLUSH | RADEON_RB3D_DC_FREE); \
1874 } else { \
1875 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1876 OUT_RING(R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE); \
1877 } \
1878} while (0)
1879
1880#define RADEON_FLUSH_ZCACHE() do { \
1881 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1882 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1883 OUT_RING(RADEON_RB3D_ZC_FLUSH); \
1884 } else { \
1885 OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \
1886 OUT_RING(R300_ZC_FLUSH); \
1887 } \
1888} while (0)
1889
1890#define RADEON_PURGE_ZCACHE() do { \
1891 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1892 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1893 OUT_RING(RADEON_RB3D_ZC_FLUSH | RADEON_RB3D_ZC_FREE); \
1894 } else { \
1895 OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \
1896 OUT_RING(R300_ZC_FLUSH | R300_ZC_FREE); \
1897 } \
1898} while (0)
1899
1900
1901
1902
1903
1904
1905
1906#define RING_SPACE_TEST_WITH_RETURN( dev_priv ) \
1907do { \
1908 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \
1909 u32 head = GET_RING_HEAD( dev_priv ); \
1910 if (head == dev_priv->ring.tail) \
1911 dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \
1912 } \
1913} while (0)
1914
1915#define VB_AGE_TEST_WITH_RETURN( dev_priv ) \
1916do { \
1917 struct drm_radeon_master_private *master_priv = file_priv->master->driver_priv; \
1918 drm_radeon_sarea_t *sarea_priv = master_priv->sarea_priv; \
1919 if ( sarea_priv->last_dispatch >= RADEON_MAX_VB_AGE ) { \
1920 int __ret; \
1921 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600) \
1922 __ret = r600_do_cp_idle(dev_priv); \
1923 else \
1924 __ret = radeon_do_cp_idle(dev_priv); \
1925 if ( __ret ) return __ret; \
1926 sarea_priv->last_dispatch = 0; \
1927 radeon_freelist_reset( dev ); \
1928 } \
1929} while (0)
1930
1931#define RADEON_DISPATCH_AGE( age ) do { \
1932 OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) ); \
1933 OUT_RING( age ); \
1934} while (0)
1935
1936#define RADEON_FRAME_AGE( age ) do { \
1937 OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) ); \
1938 OUT_RING( age ); \
1939} while (0)
1940
1941#define RADEON_CLEAR_AGE( age ) do { \
1942 OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) ); \
1943 OUT_RING( age ); \
1944} while (0)
1945
1946#define R600_DISPATCH_AGE(age) do { \
1947 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
1948 OUT_RING((R600_LAST_DISPATCH_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
1949 OUT_RING(age); \
1950} while (0)
1951
1952#define R600_FRAME_AGE(age) do { \
1953 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
1954 OUT_RING((R600_LAST_FRAME_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
1955 OUT_RING(age); \
1956} while (0)
1957
1958#define R600_CLEAR_AGE(age) do { \
1959 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
1960 OUT_RING((R600_LAST_CLEAR_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
1961 OUT_RING(age); \
1962} while (0)
1963
1964
1965
1966
1967
1968#define RADEON_VERBOSE 0
1969
1970#define RING_LOCALS int write, _nr, _align_nr; unsigned int mask; u32 *ring;
1971
1972#define RADEON_RING_ALIGN 16
1973
1974#define BEGIN_RING( n ) do { \
1975 if ( RADEON_VERBOSE ) { \
1976 DRM_INFO( "BEGIN_RING( %d )\n", (n)); \
1977 } \
1978 _align_nr = RADEON_RING_ALIGN - ((dev_priv->ring.tail + n) & (RADEON_RING_ALIGN-1)); \
1979 _align_nr += n; \
1980 if (dev_priv->ring.space <= (_align_nr * sizeof(u32))) { \
1981 COMMIT_RING(); \
1982 radeon_wait_ring( dev_priv, _align_nr * sizeof(u32)); \
1983 } \
1984 _nr = n; dev_priv->ring.space -= (n) * sizeof(u32); \
1985 ring = dev_priv->ring.start; \
1986 write = dev_priv->ring.tail; \
1987 mask = dev_priv->ring.tail_mask; \
1988} while (0)
1989
1990#define ADVANCE_RING() do { \
1991 if ( RADEON_VERBOSE ) { \
1992 DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n", \
1993 write, dev_priv->ring.tail ); \
1994 } \
1995 if (((dev_priv->ring.tail + _nr) & mask) != write) { \
1996 DRM_ERROR( \
1997 "ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n", \
1998 ((dev_priv->ring.tail + _nr) & mask), \
1999 write, __LINE__); \
2000 } else \
2001 dev_priv->ring.tail = write; \
2002} while (0)
2003
2004extern void radeon_commit_ring(drm_radeon_private_t *dev_priv);
2005
2006#define COMMIT_RING() do { \
2007 radeon_commit_ring(dev_priv); \
2008 } while(0)
2009
2010#define OUT_RING( x ) do { \
2011 if ( RADEON_VERBOSE ) { \
2012 DRM_INFO( " OUT_RING( 0x%08x ) at 0x%x\n", \
2013 (unsigned int)(x), write ); \
2014 } \
2015 ring[write++] = (x); \
2016 write &= mask; \
2017} while (0)
2018
2019#define OUT_RING_REG( reg, val ) do { \
2020 OUT_RING( CP_PACKET0( reg, 0 ) ); \
2021 OUT_RING( val ); \
2022} while (0)
2023
2024#define OUT_RING_TABLE( tab, sz ) do { \
2025 int _size = (sz); \
2026 int *_tab = (int *)(tab); \
2027 \
2028 if (write + _size > mask) { \
2029 int _i = (mask+1) - write; \
2030 _size -= _i; \
2031 while (_i > 0 ) { \
2032 *(int *)(ring + write) = *_tab++; \
2033 write++; \
2034 _i--; \
2035 } \
2036 write = 0; \
2037 _tab += _i; \
2038 } \
2039 while (_size > 0) { \
2040 *(ring + write) = *_tab++; \
2041 write++; \
2042 _size--; \
2043 } \
2044 write &= mask; \
2045} while (0)
2046
2047#endif
2048
