1#ifndef _ASM_X86_ATOMIC_64_H
2#define _ASM_X86_ATOMIC_64_H
3
4#include <linux/types.h>
5#include <asm/alternative.h>
6#include <asm/cmpxchg.h>
7
8
9
10
11
12
13#define ATOMIC_INIT(i) { (i) }
14
15
16
17
18
19
20
21#define atomic_read(v) ((v)->counter)
22
23
24
25
26
27
28
29
30#define atomic_set(v, i) (((v)->counter) = (i))
31
32
33
34
35
36
37
38
39static inline void atomic_add(int i, atomic_t *v)
40{
41 asm volatile(LOCK_PREFIX "addl %1,%0"
42 : "=m" (v->counter)
43 : "ir" (i), "m" (v->counter));
44}
45
46
47
48
49
50
51
52
53static inline void atomic_sub(int i, atomic_t *v)
54{
55 asm volatile(LOCK_PREFIX "subl %1,%0"
56 : "=m" (v->counter)
57 : "ir" (i), "m" (v->counter));
58}
59
60
61
62
63
64
65
66
67
68
69static inline int atomic_sub_and_test(int i, atomic_t *v)
70{
71 unsigned char c;
72
73 asm volatile(LOCK_PREFIX "subl %2,%0; sete %1"
74 : "=m" (v->counter), "=qm" (c)
75 : "ir" (i), "m" (v->counter) : "memory");
76 return c;
77}
78
79
80
81
82
83
84
85static inline void atomic_inc(atomic_t *v)
86{
87 asm volatile(LOCK_PREFIX "incl %0"
88 : "=m" (v->counter)
89 : "m" (v->counter));
90}
91
92
93
94
95
96
97
98static inline void atomic_dec(atomic_t *v)
99{
100 asm volatile(LOCK_PREFIX "decl %0"
101 : "=m" (v->counter)
102 : "m" (v->counter));
103}
104
105
106
107
108
109
110
111
112
113static inline int atomic_dec_and_test(atomic_t *v)
114{
115 unsigned char c;
116
117 asm volatile(LOCK_PREFIX "decl %0; sete %1"
118 : "=m" (v->counter), "=qm" (c)
119 : "m" (v->counter) : "memory");
120 return c != 0;
121}
122
123
124
125
126
127
128
129
130
131static inline int atomic_inc_and_test(atomic_t *v)
132{
133 unsigned char c;
134
135 asm volatile(LOCK_PREFIX "incl %0; sete %1"
136 : "=m" (v->counter), "=qm" (c)
137 : "m" (v->counter) : "memory");
138 return c != 0;
139}
140
141
142
143
144
145
146
147
148
149
150static inline int atomic_add_negative(int i, atomic_t *v)
151{
152 unsigned char c;
153
154 asm volatile(LOCK_PREFIX "addl %2,%0; sets %1"
155 : "=m" (v->counter), "=qm" (c)
156 : "ir" (i), "m" (v->counter) : "memory");
157 return c;
158}
159
160
161
162
163
164
165
166
167static inline int atomic_add_return(int i, atomic_t *v)
168{
169 int __i = i;
170 asm volatile(LOCK_PREFIX "xaddl %0, %1"
171 : "+r" (i), "+m" (v->counter)
172 : : "memory");
173 return i + __i;
174}
175
176static inline int atomic_sub_return(int i, atomic_t *v)
177{
178 return atomic_add_return(-i, v);
179}
180
181#define atomic_inc_return(v) (atomic_add_return(1, v))
182#define atomic_dec_return(v) (atomic_sub_return(1, v))
183
184
185
186#define ATOMIC64_INIT(i) { (i) }
187
188
189
190
191
192
193
194
195#define atomic64_read(v) ((v)->counter)
196
197
198
199
200
201
202
203
204#define atomic64_set(v, i) (((v)->counter) = (i))
205
206
207
208
209
210
211
212
213static inline void atomic64_add(long i, atomic64_t *v)
214{
215 asm volatile(LOCK_PREFIX "addq %1,%0"
216 : "=m" (v->counter)
217 : "er" (i), "m" (v->counter));
218}
219
220
221
222
223
224
225
226
227static inline void atomic64_sub(long i, atomic64_t *v)
228{
229 asm volatile(LOCK_PREFIX "subq %1,%0"
230 : "=m" (v->counter)
231 : "er" (i), "m" (v->counter));
232}
233
234
235
236
237
238
239
240
241
242
243static inline int atomic64_sub_and_test(long i, atomic64_t *v)
244{
245 unsigned char c;
246
247 asm volatile(LOCK_PREFIX "subq %2,%0; sete %1"
248 : "=m" (v->counter), "=qm" (c)
249 : "er" (i), "m" (v->counter) : "memory");
250 return c;
251}
252
253
254
255
256
257
258
259static inline void atomic64_inc(atomic64_t *v)
260{
261 asm volatile(LOCK_PREFIX "incq %0"
262 : "=m" (v->counter)
263 : "m" (v->counter));
264}
265
266
267
268
269
270
271
272static inline void atomic64_dec(atomic64_t *v)
273{
274 asm volatile(LOCK_PREFIX "decq %0"
275 : "=m" (v->counter)
276 : "m" (v->counter));
277}
278
279
280
281
282
283
284
285
286
287static inline int atomic64_dec_and_test(atomic64_t *v)
288{
289 unsigned char c;
290
291 asm volatile(LOCK_PREFIX "decq %0; sete %1"
292 : "=m" (v->counter), "=qm" (c)
293 : "m" (v->counter) : "memory");
294 return c != 0;
295}
296
297
298
299
300
301
302
303
304
305static inline int atomic64_inc_and_test(atomic64_t *v)
306{
307 unsigned char c;
308
309 asm volatile(LOCK_PREFIX "incq %0; sete %1"
310 : "=m" (v->counter), "=qm" (c)
311 : "m" (v->counter) : "memory");
312 return c != 0;
313}
314
315
316
317
318
319
320
321
322
323
324static inline int atomic64_add_negative(long i, atomic64_t *v)
325{
326 unsigned char c;
327
328 asm volatile(LOCK_PREFIX "addq %2,%0; sets %1"
329 : "=m" (v->counter), "=qm" (c)
330 : "er" (i), "m" (v->counter) : "memory");
331 return c;
332}
333
334
335
336
337
338
339
340
341static inline long atomic64_add_return(long i, atomic64_t *v)
342{
343 long __i = i;
344 asm volatile(LOCK_PREFIX "xaddq %0, %1;"
345 : "+r" (i), "+m" (v->counter)
346 : : "memory");
347 return i + __i;
348}
349
350static inline long atomic64_sub_return(long i, atomic64_t *v)
351{
352 return atomic64_add_return(-i, v);
353}
354
355#define atomic64_inc_return(v) (atomic64_add_return(1, (v)))
356#define atomic64_dec_return(v) (atomic64_sub_return(1, (v)))
357
358#define atomic64_cmpxchg(v, old, new) (cmpxchg(&((v)->counter), (old), (new)))
359#define atomic64_xchg(v, new) (xchg(&((v)->counter), new))
360
361#define atomic_cmpxchg(v, old, new) (cmpxchg(&((v)->counter), (old), (new)))
362#define atomic_xchg(v, new) (xchg(&((v)->counter), (new)))
363
364
365
366
367
368
369
370
371
372
373static inline int atomic_add_unless(atomic_t *v, int a, int u)
374{
375 int c, old;
376 c = atomic_read(v);
377 for (;;) {
378 if (unlikely(c == (u)))
379 break;
380 old = atomic_cmpxchg((v), c, c + (a));
381 if (likely(old == c))
382 break;
383 c = old;
384 }
385 return c != (u);
386}
387
388#define atomic_inc_not_zero(v) atomic_add_unless((v), 1, 0)
389
390
391
392
393
394
395
396
397
398
399static inline int atomic64_add_unless(atomic64_t *v, long a, long u)
400{
401 long c, old;
402 c = atomic64_read(v);
403 for (;;) {
404 if (unlikely(c == (u)))
405 break;
406 old = atomic64_cmpxchg((v), c, c + (a));
407 if (likely(old == c))
408 break;
409 c = old;
410 }
411 return c != (u);
412}
413
414
415
416
417
418
419
420
421static inline short int atomic_inc_short(short int *v)
422{
423 asm(LOCK_PREFIX "addw $1, %0" : "+m" (*v));
424 return *v;
425}
426
427
428
429
430
431
432
433
434
435static inline void atomic_or_long(unsigned long *v1, unsigned long v2)
436{
437 asm(LOCK_PREFIX "orq %1, %0" : "+m" (*v1) : "r" (v2));
438}
439
440#define atomic64_inc_not_zero(v) atomic64_add_unless((v), 1, 0)
441
442
443#define atomic_clear_mask(mask, addr) \
444 asm volatile(LOCK_PREFIX "andl %0,%1" \
445 : : "r" (~(mask)), "m" (*(addr)) : "memory")
446
447#define atomic_set_mask(mask, addr) \
448 asm volatile(LOCK_PREFIX "orl %0,%1" \
449 : : "r" ((unsigned)(mask)), "m" (*(addr)) \
450 : "memory")
451
452
453#define smp_mb__before_atomic_dec() barrier()
454#define smp_mb__after_atomic_dec() barrier()
455#define smp_mb__before_atomic_inc() barrier()
456#define smp_mb__after_atomic_inc() barrier()
457
458#include <asm-generic/atomic.h>
459#endif
460