1
2
3
4
5
6
7
8#ifndef __ASM_SH_PROCESSOR_32_H
9#define __ASM_SH_PROCESSOR_32_H
10#ifdef __KERNEL__
11
12#include <linux/compiler.h>
13#include <linux/linkage.h>
14#include <asm/page.h>
15#include <asm/types.h>
16#include <asm/ptrace.h>
17
18
19
20
21
22#define current_text_addr() ({ void *pc; __asm__("mova 1f, %0\n.align 2\n1:":"=z" (pc)); pc; })
23
24
25#define CCN_PVR 0xff000030
26#define CCN_CVR 0xff000040
27#define CCN_PRR 0xff000044
28
29asmlinkage void __init sh_cpu_init(void);
30
31
32
33
34
35
36#define TASK_SIZE 0x7c000000UL
37
38#define STACK_TOP TASK_SIZE
39#define STACK_TOP_MAX STACK_TOP
40
41
42
43
44#define TASK_UNMAPPED_BASE (TASK_SIZE / 3)
45
46
47
48
49
50
51
52
53
54
55
56#define SR_DSP 0x00001000
57#define SR_IMASK 0x000000f0
58#define SR_FD 0x00008000
59
60
61
62
63
64struct sh_fpu_hard_struct {
65 unsigned long fp_regs[16];
66 unsigned long xfp_regs[16];
67 unsigned long fpscr;
68 unsigned long fpul;
69
70 long status;
71};
72
73
74struct sh_fpu_soft_struct {
75 unsigned long fp_regs[16];
76 unsigned long xfp_regs[16];
77 unsigned long fpscr;
78 unsigned long fpul;
79
80 unsigned char lookahead;
81 unsigned long entry_pc;
82};
83
84union sh_fpu_union {
85 struct sh_fpu_hard_struct hard;
86 struct sh_fpu_soft_struct soft;
87};
88
89struct thread_struct {
90
91 unsigned long sp;
92 unsigned long pc;
93
94
95 unsigned long ubc_pc;
96
97
98 union sh_fpu_union fpu;
99};
100
101
102extern int ubc_usercnt;
103
104#define INIT_THREAD { \
105 .sp = sizeof(init_stack) + (long) &init_stack, \
106}
107
108
109
110
111#define start_thread(regs, new_pc, new_sp) \
112 set_fs(USER_DS); \
113 regs->pr = 0; \
114 regs->sr = SR_FD; \
115 regs->pc = new_pc; \
116 regs->regs[15] = new_sp
117
118
119struct task_struct;
120struct mm_struct;
121
122
123extern void release_thread(struct task_struct *);
124
125
126#define prepare_to_copy(tsk) do { } while (0)
127
128
129
130
131extern int kernel_thread(int (*fn)(void *), void * arg, unsigned long flags);
132
133
134#define copy_segments(p, mm) do { } while(0)
135#define release_segments(mm) do { } while(0)
136
137
138
139
140
141static __inline__ void disable_fpu(void)
142{
143 unsigned long __dummy;
144
145
146 __asm__ __volatile__("stc sr, %0\n\t"
147 "or %1, %0\n\t"
148 "ldc %0, sr"
149 : "=&r" (__dummy)
150 : "r" (SR_FD));
151}
152
153static __inline__ void enable_fpu(void)
154{
155 unsigned long __dummy;
156
157
158 __asm__ __volatile__("stc sr, %0\n\t"
159 "and %1, %0\n\t"
160 "ldc %0, sr"
161 : "=&r" (__dummy)
162 : "r" (~SR_FD));
163}
164
165
166#define FPSCR_INIT 0x00080000
167
168#define FPSCR_CAUSE_MASK 0x0001f000
169#define FPSCR_FLAG_MASK 0x0000007c
170
171
172
173
174#define thread_saved_pc(tsk) (tsk->thread.pc)
175
176void show_trace(struct task_struct *tsk, unsigned long *sp,
177 struct pt_regs *regs);
178extern unsigned long get_wchan(struct task_struct *p);
179
180#define KSTK_EIP(tsk) (task_pt_regs(tsk)->pc)
181#define KSTK_ESP(tsk) (task_pt_regs(tsk)->regs[15])
182
183#define user_stack_pointer(regs) ((regs)->regs[15])
184
185#define cpu_sleep() __asm__ __volatile__ ("sleep" : : : "memory")
186#define cpu_relax() barrier()
187
188#if defined(CONFIG_CPU_SH2A) || defined(CONFIG_CPU_SH3) || \
189 defined(CONFIG_CPU_SH4)
190#define PREFETCH_STRIDE L1_CACHE_BYTES
191#define ARCH_HAS_PREFETCH
192#define ARCH_HAS_PREFETCHW
193static inline void prefetch(void *x)
194{
195 __asm__ __volatile__ ("pref @%0\n\t" : : "r" (x) : "memory");
196}
197
198#define prefetchw(x) prefetch(x)
199#endif
200
201#endif
202#endif
203