coreboot-v3/mainboard/jetway/j7f2/Makefile
<<
>>
Prefs
   1##
   2## This file is part of the coreboot project.
   3##
   4## Copyright (C) 2008 Corey Osgood <corey.osgood@gmail.com>
   5##
   6## This program is free software; you can redistribute it and/or modify
   7## it under the terms of the GNU General Public License as published by
   8## the Free Software Foundation; either version 2 of the License, or
   9## (at your option) any later version.
  10##
  11## This program is distributed in the hope that it will be useful,
  12## but WITHOUT ANY WARRANTY; without even the implied warranty of
  13## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14## GNU General Public License for more details.
  15##
  16## You should have received a copy of the GNU General Public License
  17## along with this program; if not, write to the Free Software
  18## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
  19##
  20
  21## TODO
  22
  23STAGE0_MAINBOARD_SRC := $(src)/mainboard/$(MAINBOARDDIR)/stage1.c \
  24                        $(src)/northbridge/via/cn700/stage1.c \
  25                        $(src)/southbridge/via/vt8237/stage1.c \
  26
  27INITRAM_SRC =           $(src)/mainboard/$(MAINBOARDDIR)/initram.c \
  28                        $(src)/northbridge/via/cn700/initram.c \
  29                        $(src)/lib/ramtest.c \
  30                        $(src)/arch/x86/pci_ops_conf1.c
  31
  32STAGE2_MAINBOARD_SRC =  ##$(src)/arch/x86/via/c7.c
  33
  34$(obj)/coreboot.vpd:
  35        $(Q)printf "  BUILD   DUMMY VPD\n"
  36        $(Q)dd if=/dev/zero of=$(obj)/coreboot.vpd bs=256 count=1 $(SILENT)
  37
  38
lxr.linux.no kindly hosted by Redpill Linpro AS, provider of Linux consulting and operations services since 1995.